# GigaDevice Semiconductor Inc.

# GD32F130xx ARM® Cortex®-M3 32-bit MCU

**Datasheet** 



## **Table of Contents**

| Ta | Table of Contents1 |   |    |  |  |  |  |  |  |
|----|--------------------|---|----|--|--|--|--|--|--|
| Li | ist of             | Figures   | 3  |  |  |  |  |  |  |
| Li | ist of             | Tables  | 4  |  |  |  |  |  |  |
| 1. | Ge                 | neral description   | 5  |  |  |  |  |  |  |
| 2. |                    | ·<br>vice overview  |    |  |  |  |  |  |  |
|    | 2.1.               | Device information  |    |  |  |  |  |  |  |
|    |                    |   |    |  |  |  |  |  |  |
|    | 2.2.               | Block diagram   |    |  |  |  |  |  |  |
|    | 2.3.               | Pinouts and pin assignment                                      |    |  |  |  |  |  |  |
|    | 2.4.               | Memory map  | 11 |  |  |  |  |  |  |
|    | 2.5.               | Clock tree  | 13 |  |  |  |  |  |  |
|    | 2.6.               | Pin definitions   | 14 |  |  |  |  |  |  |
|    | 2.6.               | 1. GD32F130R8 LQFP64 pin definitions                            | 14 |  |  |  |  |  |  |
|    | 2.6.               | 2. GD32F130Cx LQFP48 pin definitions                            | 18 |  |  |  |  |  |  |
|    | 2.6.               | 3. GD32F130Kx QFN32 pin definitions                             | 21 |  |  |  |  |  |  |
|    | 2.6.               | 4. GD32F130Gx QFN28 pin definitions                             | 24 |  |  |  |  |  |  |
|    | 2.6.               | 5. GD32F130Fx TSSOP20 pin definitions                           | 26 |  |  |  |  |  |  |
|    | 2.6.               | 6. GD32F130xx pin alternate functions                           | 28 |  |  |  |  |  |  |
| 3. | Fur                | nctional description  | 31 |  |  |  |  |  |  |
|    | 3.1.               | ARM® Cortex®-M3 core  | 31 |  |  |  |  |  |  |
|    | 3.2.               | On-chip memory  | 31 |  |  |  |  |  |  |
|    | 3.3.               | Clock, reset and supply management                              | 31 |  |  |  |  |  |  |
|    | 3.4.               | Boot modes  |    |  |  |  |  |  |  |
|    | 3.5.               | Power saving modes  |    |  |  |  |  |  |  |
|    | 3.6.               | Analog to digital converter (ADC)                               |    |  |  |  |  |  |  |
|    | 3.7.               | DMA   |    |  |  |  |  |  |  |
|    | 3.7.<br>3.8.       |   |    |  |  |  |  |  |  |
|    |                    | General-purpose inputs/outputs (GPIOs)                          |    |  |  |  |  |  |  |
|    | 3.9.               | Timers and PWM generation                                       | 34 |  |  |  |  |  |  |
|    | 3.10.              | Real time clock (RTC)   | 35 |  |  |  |  |  |  |
|    | 3.11.              | Inter-integrated circuit (I2C)                                  | 36 |  |  |  |  |  |  |
|    | 3.12.              | Serial peripheral interface (SPI)                               | 36 |  |  |  |  |  |  |
|    | 3.13.              | Universal synchronous asynchronous receiver transmitter (USART) | 36 |  |  |  |  |  |  |
|    |                    |   |    |  |  |  |  |  |  |



|   | 3.14. | Debug mode                              | 37 |
|---|-------|---|----|
|   | 3.15. | Package and operation temperature       | 37 |
| 4 | . Ele | ctrical characteristics                 | 38 |
|   | 4.1.  | Absolute maximum ratings                | 38 |
|   | 4.2.  | Recommended DC characteristics          | 38 |
|   | 4.3.  | Power consumption                       | 39 |
|   | 4.4.  | EMC characteristics                     | 40 |
|   | 4.5.  | Power supply supervisor characteristics | 40 |
|   | 4.6.  | Electrical sensitivity                  | 41 |
|   | 4.7.  | External clock characteristics          | 41 |
|   | 4.8.  | Internal clock characteristics          | 42 |
|   | 4.9.  | PLL characteristics                     | 43 |
|   | 4.10. | Memory characteristics                  | 43 |
|   | 4.11. | GPIO characteristics                    | 43 |
|   | 4.12. | ADC characteristics                     | 44 |
|   | 4.13. | SPI characteristics                     | 44 |
|   | 4.14. | I2C characteristics                     | 45 |
| 5 | . Pac | ckage information                       | 46 |
|   | 5.1.  | TSSOP package outline dimensions        | 46 |
|   | 5.2.  | QFN package outline dimensions          | 47 |
|   | 5.3.  | LQFP package outline dimensions         | 49 |
| 6 | . Ord | dering information                      | 51 |
| 7 | . Re  | vision history                          | 52 |



# **List of Figures**

| Figure 2-1. GD32F130xx block diagram   |    |
|--|----|
| Figure 2-2. GD32F130Rx LQFP64 pinouts  |    |
| Figure 2-3. GD32F130Cx LQFP48 pinouts  |    |
| Figure 2-4. GD32F130Kx QFN32 pinouts   |    |
| Figure 2-5. GD32F130Gx QFN28 pinouts   |    |
| Figure 2-6. GD32F130Fx TSSOP20 pinouts | 10 |
| Figure 2-7. GD32F130xx clock tree      |    |
| Figure 5-1. TSSOP package outline      |    |
| Figure 5-2. QFN package outline        |    |
| Figure 5-3. LQFP package outline       |    |



## **List of Tables**

| Table 2-1. GD32F130xx devices features and peripheral list                      | θ                     |  |  |  |  |  |  |                                |
|---|-----------------------|--|--|--|--|--|--|--------------------------------|
| Table 2-2. GD32F130xx memory map  | 11                    |  |  |  |  |  |  |                                |
| Table 2-3. GD32F130R8 LQFP64 pin definitions                                    | 14                    |  |  |  |  |  |  |                                |
| Table 2-4. GD32F130Cx LQFP48 pin definitions                                    | 18                    |  |  |  |  |  |  |                                |
| Table 2-5. GD32F130Kx QFN32 pin definitions                                     |                       |  |  |  |  |  |  |                                |
| Table 2-6. GD32F130Gx QFN28 pin definitions                                     | 24                    |  |  |  |  |  |  |                                |
| Table 2-7. GD32F130Fx TSSOP20 pin definitions                                   | 26                    |  |  |  |  |  |  |                                |
| Table 2-8. Port A alternate functions summary                                   | 28                    |  |  |  |  |  |  |                                |
| Table 2-9. Port B alternate functions summary                                   |                       |  |  |  |  |  |  |                                |
| Table 2-10. Port C & D & F alternate functions summary                          | 30                    |  |  |  |  |  |  |                                |
| Table 4-1. Absolute maximum ratings   | 38                    |  |  |  |  |  |  |                                |
| Table 4-2. DC operating conditions  | 38                    |  |  |  |  |  |  |                                |
| Table 4-3. Power consumption characteristics                                    |                       |  |  |  |  |  |  |                                |
|   |                       |  |  |  |  |  |  | Table 4-5. EMI characteristics |
| Table 4-6. Power supply supervisor characteristics                              | 40                    |  |  |  |  |  |  |                                |
| Table 4-7. ESD characteristics  | 41                    |  |  |  |  |  |  |                                |
| Table 4-8. Static latch-up characteristics                                      | 41                    |  |  |  |  |  |  |                                |
| Table 4-9. High speed crystal oscillator (HXTAL) generated from a crystal/ceram | ic characteristics 41 |  |  |  |  |  |  |                                |
| Table 4-10. Low speed crystal oscillator (LXTAL) generated from a crystal/ceran | nic characteristics   |  |  |  |  |  |  |                                |
|   | 42                    |  |  |  |  |  |  |                                |
| Table 4-11. Internal 8 MHz RC oscillator (IRC8M) characteristics                | 42                    |  |  |  |  |  |  |                                |
| Table 4-12. Internal 40KHz RC oscillator (IRC40K) characteristics               | 42                    |  |  |  |  |  |  |                                |
| Table 4-13. PLL characteristics   | 43                    |  |  |  |  |  |  |                                |
| Table 4-14. Flash memory characteristics  | 43                    |  |  |  |  |  |  |                                |
| Table 4-15. I/O port characteristics  | 43                    |  |  |  |  |  |  |                                |
| Table 4-16. ADC characteristics   | 44                    |  |  |  |  |  |  |                                |
| Table 4-17. Standard SPI characteristics  | 44                    |  |  |  |  |  |  |                                |
| Table 4-18. I2C characteristics   | 45                    |  |  |  |  |  |  |                                |
| Table 5-1. TSSOP20 package dimensions   | 46                    |  |  |  |  |  |  |                                |
| Table 5-2. QFN package dimensions   | 48                    |  |  |  |  |  |  |                                |
| Table 5-3. LQFP package dimensions  | 50                    |  |  |  |  |  |  |                                |
| Table 6-1. Part ordering code for GD32F130xx devices                            | 51                    |  |  |  |  |  |  |                                |
| Table 7-1. Revision history   | 52                    |  |  |  |  |  |  |                                |



## 1. General description

The GD32F130xx device belongs to the value line of GD32 MCU family. It is a 32-bit general-purpose microcontroller based on the high performance ARM® Cortex®-M3 RISC core with best ratio in terms of processing power, reduced power consumption and peripheral set. The Cortex®-M3 is a next generation processor core which is tightly coupled with a Nested Vectored Interrupt Controller (NVIC), SysTick timer and advanced debug support.

The GD32F130xx device incorporates the ARM® Cortex®-M3 32-bit processor core operating at 72 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 64 KB on-chip Flash memory and up to 8 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer one 12-bit ADC, up to five general 16-bit timers, a general 32-bit timer, a PWM advanced timer, as well as standard and advanced communication interfaces: up to two SPIs, two I2Cs and two USARTs.

The device operates from a 2.6 to 3.6 V power supply and available in -40 to +85 °C temperature range. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features make the GD32F130xx devices suitable for a wide range of applications, especially in areas such as industrial control, motor drives, user interface, power monitor and alarm systems, consumer and handheld equipment, gaming and GPS, E-bike and so on.





## 2. Device overview

## 2.1. Device information

Table 2-1. GD32F130xx devices features and peripheral list

| Part Number<br>Flash (KB) |                               |                | GD32F130xx     |                |                |                |             |                |                |              |                |                |             |             |  |
|---------------------------|-------------------------------|----------------|----------------|----------------|----------------|----------------|-------------|----------------|----------------|--------------|----------------|----------------|-------------|-------------|--|
|                           |                               | F4             | F6             | F8             | G4             | G6             | G8          | K4             | K6             | K8           | C4             | C6             | C8          | R8          |  |
|                           |                               | 16             | 32             | 64             | 16             | 32             | 64          | 16             | 32             | 64           | 16             | 32             | 64          | 64          |  |
| SRAM (KB)                 |                               | 4              | 4              | 8              | 4              | 4              | 8           | 4              | 4              | 8            | 4              | 4              | 8           | 8           |  |
|                           | General<br>timer(32-<br>bit)  | 1              | 1              | 1              | 1              | 1              | 1           | 1              | 1              | 1            | 1              | 1              | 1           | 1 (1)       |  |
| Ş                         | General<br>timer(16-<br>bit)  | 4 (2,13,15-16) | 4 (2,13,15-16) | 4 (2,13,15-16) | 4 (2,13,15-16) | 4 (2,13,15-16) | 5 (2,13-16) | 4 (2,13,15-16) | 4 (2,13,15-16) | 5 (2,13-16)  | 4 (2,13,15-16) | 4 (2,13,15-16) | 5 (2,13-16) | 5 (2,13-16) |  |
| Timers                    | Advanced<br>timer(16-<br>bit) | 1              | 1              | 1              | 1              | 1              | 1           | 1              | 1              | <b>1</b> (0) | <b>1</b> (0)   | 1              | 1           | 1 (0)       |  |
|                           | SysTick                       | 1              | 1              | 1              | 1              | 1              | 1           | 1              | 1              | 1            | 1              | 1              | 1           | 1           |  |
|                           | Watchdog                      | 2              | 2              | 2              | 2              | 2              | 2           | 2              | 2              | 2            | 2              | 2              | 2           | 2           |  |
|                           | RTC                           | 1              | 1              | 1              | 1              | 1              | 1           | 1              | 1              | 1            | 1              | 1              | 1           | 1           |  |
| ty                        | USART                         | 1              | 2              | 2              | 1              | 2              | 2           | 1              | 2              | 2            | 1              | 2              | 2           | 2           |  |
| Connectivity              | I2C                           | 1              | 1              | 2              | 1              | 1              | 2           | <b>1</b>       | 1              | 2            | 1 (0)          | 1              | 2           | 2           |  |
| ပိ                        | SPI                           | 1              | 1              | 2              | 1              | 1              | 2           | <b>1</b> (0)   | 1              | 2            | <b>1</b> (0)   | 1              | 2           | 2 (0-1)     |  |
|                           | GPIO                          | 15             | 15             | 15             | 23             | 23             | 23          | 27             | 27             | 27           | 39             | 39             | 39          | 55          |  |
|                           | EXTI                          | 16             | 16             | 16             | 16             | 16             | 16          | 16             | 16             | 16           | 16             | 16             | 16          | 16          |  |
|                           | Units                         | 1              | 1              | 1              | 1              | 1              | 1           | 1              | 1              | 1            | 1              | 1              | 1           | 1           |  |
| ADC                       | Channels<br>(External)        | 9              | 9              | 9              | 10             | 10             | 10          | 10             | 10             | 10           | 10             | 10             | 10          | 16          |  |
|                           | Channels<br>(Internal)        | 3              | 3              | 3              | 3              | 3              | 3           | 3              | 3              | 3            | 3              | 3              | 3           | 3           |  |
| Package                   |                               | Т              | SSOP2          | 20             | QFN28          |                |             | QFN32          |                |              | LQFP48         |                |             | LQFP<br>64  |  |

TIMER13



## 2.2. Block diagram

LDO 1.2V TPIU SW GPIO Ports A, B, C, D, F AHB2: Fmax = 72MHz POR/PDR **ICode** ARM Cortex-M3 Processor Fmax: 72MHz DCode SRAM Controller LVD SRAM AHB Matrix PLL Fmax: 72MHz Flash Memory Controller NVIC Memory HXTAL 4-32MHz GP DMA 7chs IRC8M 8MHz 33 <u>11</u> <u> 11</u> 钐 AHB to APB AHB to APB RST/CLK Controller IRC14M CRC Bridge 1 Bridge 2 14MHz 40KHz Powered by LDO (1.2V) Powered by VDD/VDD PMU EXTI FWDGT ADC SAR ADC WWDGT RTC USART0 I2C0 SPI0 I2C1 SYSCFG USART1 TIMER0 SPI1 TIMER14 TIMER1 TIMER15 TIMER2

TIMER16

Figure 2-1. GD32F130xx block diagram



### 2.3. Pinouts and pin assignment

Figure 2-2. GD32F130Rx LQFP64 pinouts




Figure 2-3. GD32F130Cx LQFP48 pinouts






Figure 2-4. GD32F130Kx QFN32 pinouts




Figure 2-5. GD32F130Gx QFN28 pinouts







Figure 2-6. GD32F130Fx TSSOP20 pinouts





## 2.4. Memory map

Table 2-2. GD32F130xx memory map

| Pre-defined     |      |                           | B. data and                    |  |  |
|-----------------|------|---------------------------|--------------------------------|--|--|
| Regions         | Bus  | Address                   | Peripherals                    |  |  |
|                 |      | 0xE000 0000 - 0xE00F FFFF | Cortex-M3 internal peripherals |  |  |
| External Device |      | 0xA000 0000 - 0xDFFF FFFF | Reserved                       |  |  |
| External RAM    |      | 0x6000 0000 - 0x9FFF FFFF | Reserved                       |  |  |
|                 | AHB1 | 0x5000 0000 - 0x5FFF FFFF | Reserved                       |  |  |
|                 |      | 0x4800 1800 - 0x4FFF FFFF | Reserved                       |  |  |
|                 |      | 0x4800 1400 - 0x4800 17FF | GPIOF                          |  |  |
|                 |      | 0x4800 1000 - 0x4800 13FF | Reserved                       |  |  |
|                 | AHB2 | 0x4800 0C00 - 0x4800 0FFF | GPIOD                          |  |  |
|                 |      | 0x4800 0800 - 0x4800 0BFF | GPIOC                          |  |  |
|                 |      | 0x4800 0400 - 0x4800 07FF | GPIOB                          |  |  |
|                 |      | 0x4800 0000 - 0x4800 03FF | GPIOA                          |  |  |
|                 |      | 0x4002 4400 - 0x47FF FFFF | Reserved                       |  |  |
|                 |      | 0x4002 4000 - 0x4002 43FF | Reserved                       |  |  |
|                 |      | 0x4002 3400 - 0x4002 3FFF | Reserved                       |  |  |
|                 |      | 0x4002 3000 - 0x4002 33FF | CRC                            |  |  |
|                 | AHB1 | 0x4002 2400 - 0x4002 2FFF | Reserved                       |  |  |
|                 |      | 0x4002 2000 - 0x4002 23FF | FMC                            |  |  |
|                 |      | 0x4002 1400 - 0x4002 1FFF | Reserved                       |  |  |
|                 |      | 0x4002 1000 - 0x4002 13FF | RCU                            |  |  |
| Davinh avala    |      | 0x4002 0400 - 0x4002 0FFF | Reserved                       |  |  |
| Peripherals     |      | 0x4002 0000 - 0x4002 03FF | DMA                            |  |  |
|                 |      | 0x4001 4C00 - 0x4001 FFFF | Reserved                       |  |  |
|                 |      | 0x4001 4800 - 0x4001 4BFF | TIMER16                        |  |  |
|                 |      | 0x4001 4400 - 0x4001 47FF | TIMER15                        |  |  |
|                 |      | 0x4001 4000 - 0x4001 43FF | TIMER14                        |  |  |
|                 |      | 0x4001 3C00 - 0x4001 3FFF | Reserved                       |  |  |
|                 |      | 0x4001 3800 - 0x4001 3BFF | USART0                         |  |  |
|                 | ADDO | 0x4001 3400 - 0x4001 37FF | Reserved                       |  |  |
|                 | APB2 | 0x4001 3000 - 0x4001 33FF | SPI0                           |  |  |
|                 |      | 0x4001 2C00 - 0x4001 2FFF | TIMER0                         |  |  |
|                 |      | 0x4001 2800 - 0x4001 2BFF | Reserved                       |  |  |
|                 |      | 0x4001 2400 - 0x4001 27FF | ADC                            |  |  |
|                 |      | 0x4001 0800 - 0x4001 23FF | Reserved                       |  |  |
|                 |      | 0x4001 0400 - 0x4001 07FF | EXTI                           |  |  |
|                 |      | 0x4001 0000 - 0x4001 03FF | SYSCFG                         |  |  |
|                 | APB1 | 0x4000 C400 - 0x4000 FFFF | Reserved                       |  |  |
|                 | Ardi | 0x4000 C000 - 0x4000 C3FF | Reserved                       |  |  |




## GD32F130xx Datasheet

|                        |          |                           | DOZI TOUXX Datasilee              |
|------------------------|----------|---------------------------|-----------------------------------|
| Pre-defined<br>Regions | Bus      | Address                   | Peripherals                       |
| Regions                |          | 0x4000 7C00 - 0x4000 BFFF | Reserved                          |
|                        |          | 0x4000 7800 - 0x4000 7BFF | Reserved                          |
|                        |          | 0x4000 7400 - 0x4000 77FF | Reserved                          |
|                        |          | 0x4000 7000 - 0x4000 73FF | PMU                               |
|                        |          | 0x4000 6400 - 0x4000 6FFF | Reserved                          |
|                        |          | 0x4000 6000 - 0x4000 63FF | Reserved                          |
|                        |          | 0x4000 5C00 - 0x4000 5FFF | Reserved                          |
|                        |          | 0x4000 5800 - 0x4000 5BFF | I2C1                              |
|                        |          | 0x4000 5400 - 0x4000 57FF | 12C0                              |
|                        |          | 0x4000 4800 - 0x4000 53FF | Reserved                          |
|                        |          | 0x4000 4400 - 0x4000 47FF | USART1                            |
|                        |          | 0x4000 4000 - 0x4000 43FF | Reserved                          |
|                        |          | 0x4000 3C00 - 0x4000 3FFF | Reserved                          |
|                        |          | 0x4000 3800 - 0x4000 3FF  | SPI1                              |
|                        |          | 0x4000 3400 - 0x4000 37FF | Reserved                          |
|                        |          | 0x4000 3000 - 0x4000 33FF | FWDGT                             |
|                        |          | 0x4000 2C00 - 0x4000 2FFF | WWDGT                             |
|                        |          | 0x4000 2800 - 0x4000 2FF  | RTC                               |
|                        |          | 0x4000 2400 - 0x4000 27FF | Reserved                          |
|                        |          | 0x4000 2000 - 0x4000 23FF | TIMER13                           |
|                        |          | 0x4000 1400 - 0x4000 1FFF | Reserved                          |
|                        |          | 0x4000 1000 - 0x4000 13FF | Reserved                          |
|                        |          | 0x4000 0800 - 0x4000 0FFF | Reserved                          |
|                        |          | 0x4000 0400 - 0x4000 07FF | TIMER2                            |
|                        |          | 0x4000 0000 - 0x4000 03FF | TIMER1                            |
|                        |          | 0x2000 2000 - 0x3FFF FFFF | Reserved                          |
| SRAM                   |          | 0x2000 0000 - 0x2000 1FFF | SRAM                              |
|                        |          | 0x1FFF F810 - 0x1FFF FFFF | Reserved                          |
|                        |          | 0x1FFF F800 - 0x1FFF F80F | Option bytes                      |
|                        |          | 0x1FFF EC00 - 0x1FFF F7FF | System memory                     |
| Code                   |          | 0x0801 0000 - 0x1FFF EBFF | Reserved                          |
|                        |          | 0x0800 0000 - 0x0800 FFFF | Main Flash memory                 |
|                        |          | 0x0000 0000 - 0x07FF FFFF | Aliased to Flash or system memory |
|                        | <u> </u> | 5.5555 5555 5A6711 1111   |                                   |



### 2.5. Clock tree

Figure 2-7. GD32F130xx clock tree



### Legend:

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator IRC8M: Internal 8M RC oscillators IRC40K: Internal 40K RC oscillator IRC14M: Internal 14M RC oscillators



## 2.6. Pin definitions

## 2.6.1. GD32F130R8 LQFP64 pin definitions

Table 2-3. GD32F130R8 LQFP64 pin definitions


|                         |      |                            |                             | pin definitions  |
|-------------------------|------|----------------------------|-----------------------------|--|
| Pin Name                | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description  |
| $V_{BAT}$               | 1    | Р                          |                             | Default: V <sub>BAT</sub>  |
| PC13-<br>TAMPER-<br>RTC | 2    | I/O                        |                             | Default: PC13 Additional: RTC_TAMP0, RTC_TS, RTC_OUT, WKUP1  |
| PC14-<br>OSC32IN        | 3    | I/O                        |                             | Default: PC14<br>Additional: OSC32IN   |
| PC15-<br>OSC32OU<br>T   | 4    | I/O                        |                             | Default: PC15<br>Additional: OSC32OUT  |
| PF0-<br>OSCIN           | 5    | I/O                        | 5VT                         | Default: PF0<br>Additional: OSCIN  |
| PF1-<br>OSCOUT          | 6    | I/O                        | 5VT                         | Default: PF1<br>Additional: OSCOUT   |
| NRST                    | 7    | I/O                        |                             | Default: NRST  |
| PC0                     | 8    | I/O                        |                             | Default: PC0 Alternate: EVENTOUT Additional: ADC_IN10  |
| PC1                     | 9    | I/O                        |                             | Default: PC1 Alternate: EVENTOUT Additional: ADC_IN11  |
| PC2                     | 10   | I/O                        |                             | Default: PC2 Alternate: EVENTOUT Additional: ADC_IN12  |
| PC3                     | 11   | I/O                        |                             | Default: PC3 Alternate: EVENTOUT Additional: ADC_IN13  |
| Vssa                    | 12   | Р                          |                             | Default: Vssa  |
| V <sub>DDA</sub>        | 13   | Р                          |                             | Default: V <sub>DDA</sub>  |
| PA0-WKUP                | 14   | I/O                        |                             | Default: PA0 Alternate: USART1_CTS, TIMER1_CH0, TIMER1_ETI, I2C1_SCL Additional: ADC_IN0, RTC_TAMP1, WKUP0 |
| PA1                     | 15   | I/O                        |                             | Default: PA1 Alternate: USART1_RTS, TIMER1_CH1, I2C1_SDA,  |



| _        |      |                            |                             | ODSZI TSOAA Dalasiilee   |
|----------|------|----------------------------|-----------------------------|--|
| Pin Name | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description  |
|          |      |                            |                             | EVENTOUT   |
|          |      |                            |                             | Additional: ADC_IN1  |
| PA2      | 16   | I/O                        |                             | Default: PA2 Alternate: USART1_TX, TIMER1_CH2, TIMER14_CH0 , Additional: ADC_IN2                                     |
| PA3      | 17   | I/O                        |                             | Default: PA3 Alternate: USART1_RX, TIMER1_CH3, TIMER14_CH1 Additional: ADC_IN3                                       |
| PF4      | 18   | I/O                        | 5VT                         | Default: PF4 Alternate: SPI1_NSS, EVENTOUT   |
| PF5      | 19   | I/O                        | 5VT                         | Default: PF5 Alternate: EVENTOUT   |
| PA4      | 20   | I/O                        |                             | Default: PA4 Alternate: SPI0_NSS, USART1_CK, TIMER13_CH0, SPI1_NSS   |
|          |      |                            |                             | Additional: ADC_IN4  |
| PA5      | 21   | I/O                        |                             | Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI Additional: ADC_IN5   |
| PA6      | 22   | I/O                        |                             | Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT Additional: ADC_IN6               |
| PA7      | 23   | I/O                        |                             | Default: PA7 Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT Additional: ADC_IN7 |
| PC4      | 24   | I/O                        |                             | Default: PC4 Alternate: EVENTOUT Additional: ADC_IN14  |
| PC5      | 25   | I/O                        |                             | Default: PC5 Additional: ADC_IN15  |
| PB0      | 26   | I/O                        |                             | Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX, EVENTOUT Additional: ADC_IN8                           |
| PB1      | 27   | I/O                        |                             | Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK Additional: ADC_IN9                         |
| PB2      | 28   | I/O                        | 5VT                         | Default: PB2   |
| PB10     | 29   | I/O                        | 5VT                         | Default: PB10 Alternate: I2C1_SCL, TIMER1_CH2  |



|          |      |                            |                             | GD32F130XX DataSilee   |
|----------|------|----------------------------|-----------------------------|--|
| Pin Name | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description  |
| PB11     | 30   | I/O                        | 5VT                         | Default: PB11<br>Alternate: I2C1_SDA, TIMER1_CH3, EVENTOUT   |
| Vss      | 31   | Р                          |                             | Default: Vss   |
| $V_{DD}$ | 32   | Р                          |                             | Default: V <sub>DD</sub>   |
| PB12     | 33   | I/O                        | 5VT                         | Default: PB12 Alternate: SPI1_NSS, TIMER0_BRKIN, I2C1_SMBA, EVENTOUT                                 |
| PB13     | 34   | I/O                        | 5VT                         | Default: PB13 Alternate: SPI1_SCK, TIMER0_CH0_ON   |
| PB14     | 35   | I/O                        | 5VT                         | Default: PB14 Alternate: SPI1_MISO, TIMER0_CH1_ON, TIMER14_CH0                                       |
| PB15     | 36   | I/O                        | 5VT                         | Default: PB15 Alternate: SPI1_MOSI, TIMER0_CH2_ON, TIMER14_CH0_ON, TIMER14_CH1 Additional: RTC_REFIN |
| PC6      | 37   | I/O                        | 5VT                         | Default: PC6 Alternate: TIMER2_CH0   |
| PC7      | 38   | I/O                        | 5VT                         | Default: PC7 Alternate: TIMER2_CH1   |
| PC8      | 39   | I/O                        | 5VT                         | Default: PC8 Alternate: TIMER2_CH2   |
| PC9      | 40   | I/O                        | 5VT                         | Default: PC9 Alternate: TIMER2_CH3   |
| PA8      | 41   | I/O                        | 5VT                         | Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT, USART1_TX, EVENTOUT                           |
| PA9      | 42   | I/O                        | 5VT                         | Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, I2C0_SCL                               |
| PA10     | 43   | I/O                        | 5VT                         | Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA                              |
| PA11     | 44   | I/O                        | 5VT                         | Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT  |
| PA12     | 45   | I/O                        | 5VT                         | Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT  |
| PA13     | 46   | I/O                        | 5VT                         | Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO  |
| PF6      | 47   | I/O                        | 5VT                         | Default: I2C0_SCL  |
| PF7      | 48   | I/O                        | 5VT                         | Default: I2C0_SDA  |
| PA14     | 49   | I/O                        | 5VT                         | Default: PA14 Alternate: USART1_TX, SWCLK, SPI1_MOSI   |





| Pin Name        | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description  |
|-----------------|------|----------------------------|-----------------------------|--|
| PA15            | 50   | I/O                        | 5VT                         | Default: PA15 Alternate: SPI0_NSS, USART1_RX, TIMER1_CH0, TIMER1_ETI, SPI1_NSS, EVENTOUT |
| PC10            | 51   | I/O                        | 5VT                         | Default: PC10  |
| PC11            | 52   | I/O                        | 5VT                         | Default: PC11  |
| PC12            | 53   | I/O                        | 5VT                         | Default: PC12  |
| PD2             | 54   | I/O                        | 5VT                         | Default: PD2 Alternate: TIMER2_ETI   |
| PB3             | 55   | I/O                        | 5VT                         | Default: PB3 Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT                                   |
| PB4             | 56   | I/O                        | 5VT                         | Default: PB4 Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT                                  |
| PB5             | 57   | I/O                        | 5VT                         | Default: PB5 Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1                  |
| PB6             | 58   | I/O                        | 5VT                         | Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON                              |
| PB7             | 59   | I/O                        | 5VT                         | Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON                              |
| воото           | 60   | I                          |                             | Default: BOOT0   |
| PB8             | 61   | I/O                        | 5VT                         | Default: PB8 Alternate: I2C0_SCL, TIMER15_CH0  |
| PB9             | 62   | I/O                        | 5VT                         | Default: PB9 Alternate: I2C0_SDA, IFRP_OUT, TIMER16_CH0, EVENTOUT                        |
| V <sub>SS</sub> | 63   | Р                          |                             | Default: Vss   |
| V <sub>DD</sub> | 64   | Р                          |                             | Default: V <sub>DD</sub>   |

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.



## 2.6.2. GD32F130Cx LQFP48 pin definitions

Table 2-4. GD32F130Cx LQFP48 pin definitions

| Pin Name                | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description   |
|-------------------------|------|----------------------------|-----------------------------|---|
| $V_{BAT}$               | 1    | Р                          |                             | Default: V <sub>BAT</sub>   |
| PC13-<br>TAMPER-<br>RTC | 2    | I/O                        |                             | Default: PC13 Additional: RTC_TAMP0, RTC_TS, RTC_OUT, WKUP1   |
| PC14-<br>OSC32IN        | 3    | I/O                        |                             | Default: PC14<br>Additional: OSC32IN  |
| PC15-<br>OSC32OUT       | 4    | I/O                        |                             | Default: PC15<br>Additional: OSC32OUT   |
| PF0-OSCIN               | 5    | I/O                        | 5VT                         | Default: PF0<br>Additional: OSCIN   |
| PF1-<br>OSCOUT          | 6    | I/O                        | 5VT                         | Default: PF1<br>Additional: OSCOUT  |
| NRST                    | 7    | I/O                        |                             | Default: NRST   |
| Vssa                    | 8    | Р                          |                             | Default: Vssa   |
| V <sub>DDA</sub>        | 9    | Р                          |                             | Default: V <sub>DDA</sub>   |
| PA0-WKUP                | 10   | I/O                        |                             | Default: PA0 Alternate: USART0_CTS <sup>(3)</sup> , USART1_CTS <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI, I2C1_SCL <sup>(5)</sup> Additional: ADC_IN0, RTC_TAMP1, WKUP0 |
| PA1                     | 11   | I/O                        |                             | Default: PA1 Alternate: USART0_RTS <sup>(3)</sup> , USART1_RTS <sup>(4)</sup> , TIMER1_CH1, I2C1_SDA <sup>(5)</sup> , EVENTOUT Additional: ADC_IN1                    |
| PA2                     | 12   | I/O                        |                             | Default: PA2 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , TIMER1_CH2, TIMER14_CH0 Additional: ADC_IN2   |
| PA3                     | 13   | I/O                        |                             | Default: PA3 Alternate: USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH3, TIMER14_CH1 Additional: ADC_IN3   |
| PA4                     | 14   | I/O                        |                             | Default: PA4 Alternate: SPI0_NSS, USART0_CK <sup>(3)</sup> , USART1_CK <sup>(4)</sup> , TIMER13_CH0, SPI1_NSS <sup>(5)</sup> Additional: ADC_IN4                      |
| PA5                     | 15   | I/O                        |                             | Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI Additional: ADC_IN5  |



|                 |      |                            |                             | 02021 10078( 241401100)   |  |  |  |
|-----------------|------|----------------------------|-----------------------------|---|--|--|--|
| Pin Name        | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description   |  |  |  |
| PA6             | 16   | I/O                        |                             | Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT Additional: ADC_IN6  |  |  |  |
| PA7             | 17   | I/O                        |                             | Default: PA7 Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT Additional: ADC_IN7                            |  |  |  |
| PB0             | 18   | I/O                        |                             | Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX <sup>(4)</sup> , EVENTOUT Additional: ADC_IN8                                      |  |  |  |
| PB1             | 19   | I/O                        |                             | Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK <sup>(5)</sup> Additional: ADC_IN9                                     |  |  |  |
| PB2             | 20   | I/O                        | 5VT                         | Default: PB2  |  |  |  |
| PB10            | 21   | I/O                        | 5VT                         | Default: PB10 Alternate: I2C1_SCL <sup>(5)</sup> , TIMER1_CH2   |  |  |  |
| PB11            | 22   | I/O                        | 5VT                         | Default: PB11 Alternate: I2C1_SDA <sup>(5)</sup> , TIMER1_CH3, EVENTOUT   |  |  |  |
| V <sub>SS</sub> | 23   | Р                          |                             | Default: V <sub>SS</sub>  |  |  |  |
| V <sub>DD</sub> | 24   | Р                          |                             | Default: V <sub>DD</sub>  |  |  |  |
| PB12            | 25   | I/O                        | 5VT                         | Default: PB12<br>Alternate: SPI0_NSS <sup>(3)</sup> , SPI1_NSS <sup>(5)</sup> , TIMER0_BRKIN,<br>I2C1_SMBA <sup>(5)</sup> , EVENTOUT            |  |  |  |
| PB13            | 26   | I/O                        | 5VT                         | Default: PB13<br>Alternate: SPI0_SCK <sup>(3)</sup> , SPI1_SCK <sup>(5)</sup> , TIMER0_CH0_ON   |  |  |  |
| PB14            | 27   | I/O                        | 5VT                         | Default: PB14 Alternate: SPI0_MISO <sup>(3)</sup> , SPI1_MISO <sup>(5)</sup> , TIMER0_CH1_ON, TIMER14_CH0                                       |  |  |  |
| PB15            | 28   | I/O                        | 5VT                         | Default: PB15 Alternate: SPI0_MOSI <sup>(3)</sup> , SPI1_MOSI <sup>(5)</sup> , TIMER0_CH2_ON, TIMER14_CH0_ON, TIMER14_CH1 Additional: RTC_REFIN |  |  |  |
| PA8             | 29   | I/O                        | 5VT                         | Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT, USART1_TX <sup>(4)</sup> , EVENTOUT  |  |  |  |
| PA9             | 30   | I/O                        | 5VT                         | Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, I2C0_SCL  |  |  |  |
| PA10            | 31   | I/O                        | 5VT                         | Default: PA10   |  |  |  |



|          |      | 1                          |                             | ·  |  |  |  |
|----------|------|----------------------------|-----------------------------|--|--|--|--|
| Pin Name | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description  |  |  |  |
|          |      |                            |                             | Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA  |  |  |  |
| PA11     | 32   | I/O                        | 5VT                         | Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT  |  |  |  |
| PA12     | 33   | I/O                        | 5VT                         | Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT  |  |  |  |
| PA13     | 34   | I/O                        | 5VT                         | Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO(5)   |  |  |  |
| PF6      | 35   | I/O                        | 5VT                         | Default: I2C0_SCL  |  |  |  |
| PF7      | 36   | I/O                        | 5VT                         | Default: I2C0_SDA  |  |  |  |
| PA14     | 37   | I/O                        |                             | Default: PA14 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , SWCLK,  |  |  |  |
| PA15     | 38   | I/O                        |                             | SPI1_MOSI <sup>(5)</sup> Default: PA15  Alternate: SPI0_NSS, USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> ,  TIMER1_CH0, TIMER1_ETI, SPI1_NSS <sup>(5)</sup> , EVENTOUT |  |  |  |
| PB3      | 39   | I/O                        | 5VT                         | Default: PB3 Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT   |  |  |  |
| PB4      | 40   | I/O                        | 5VT                         | Default: PB4 Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT  |  |  |  |
| PB5      | 41   | I/O                        | 5VT                         | Default: PB5 Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1  |  |  |  |
| PB6      | 42   | I/O                        | 5VT                         | Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON  |  |  |  |
| PB7      | 43   | I/O                        | 5VT                         | Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON  |  |  |  |
| воото    | 44   | I                          |                             | Default: BOOT0   |  |  |  |
| PB8      | 45   | I/O                        | 5VT                         | Default: PB8 Alternate: I2C0_SCL, TIMER15_CH0,   |  |  |  |
| PB9      | 46   | I/O                        | Default: PB9                |  |  |  |  |
| Vss      | 47   | Р                          |                             | Default: Vss   |  |  |  |
| $V_{DD}$ | 48   | Р                          |                             | Default: V <sub>DD</sub>   |  |  |  |

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F330C4 devices only.
- (4) Functions are available on GD32F330C8/6 devices.
- (5) Functions are available on GD32F330C8 devices.



## 2.6.3. GD32F130Kx QFN32 pin definitions

Table 2-5. GD32F130Kx QFN32 pin definitions

| Pin Name   | Pins | Pin<br>Type <sup>(1)</sup>  | I/O<br>Level <sup>(2)</sup>   | Functions description   |  |  |
|--|------|---|---|---|--|--|
| $V_{DD}$   | 1    | Р   |   | Default: V <sub>DD</sub>  |  |  |
| PF0-<br>OSCIN                                    | 2    | I/O   | 5VT   | Default: PF0<br>Additional: OSCIN   |  |  |
| PF1-<br>OSCOUT                                   | 3    | I/O   | 5VT   | Default: PF1 Additional: OSCOUT   |  |  |
| NRST   | 4    | I/O   |   | Default: NRST   |  |  |
| $V_{DDA}$  | 5    | Р   |   | Default: V <sub>DDA</sub>   |  |  |
| PA0-WKUP   | 6    | I/O   |   | Default: PA0 Alternate: USART0_CTS <sup>(3)</sup> , USART1_CTS <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI, I2C1_SCL <sup>(5)</sup> Additional: ADC_IN0, RTC_TAMP1, WKUP0 |  |  |
| PA1  | 7    | I/O   |   | Default: PA1 Alternate: USART0_RTS <sup>(3)</sup> , USART1_RTS <sup>(4)</sup> , TIMER1_CH1, I2C1_SDA <sup>(5)</sup> , EVENTOUT Additional: ADC_IN1                    |  |  |
| PA2  | 8    | I/O   |   | Default: PA2 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , TIMER1_CH2, TIMER14_CH0 Additional: ADC_IN2   |  |  |
| PA3  | 9    | I/O   |   | Default: PA3 Alternate: USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH3, TIMER14_CH1 Additional: ADC_IN3   |  |  |
| PA4  | 10   | I/O   |   | Default: PA4 Alternate: SPI0_NSS, USART0_CK <sup>(3)</sup> , USART1_CK <sup>(4)</sup> , TIMER13_CH0, SPI1_NSS <sup>(5)</sup> Additional: ADC_IN4                      |  |  |
| PA5  | 11   | I/O   |   | Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI Additional: ADC_IN5  |  |  |
| PA6  | 12   | I/O   | Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN TIMER15_CH0, EVENTOUT Additional: ADC_IN6 |   |  |  |
| Default: PA7 Alternate: SPI0_MOSI, TIMER2_CH1, T |      | Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT |   |   |  |  |
| PB0  | 14   | I/O   |   | Default: PB0  |  |  |



| Pin Name        | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description   |  |  |  |  |
|-----------------|------|----------------------------|-----------------------------|---|--|--|--|--|
|                 |      |                            |                             | Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX <sup>(4)</sup> , EVENTOUT Additional: ADC_IN8   |  |  |  |  |
| PB1             | 15   | I/O                        |                             | Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK <sup>(5)</sup> Additional: ADC_IN9   |  |  |  |  |
| PB2             | 16   | I/O                        | 5VT                         | Default: PB2  |  |  |  |  |
| V <sub>DD</sub> | 17   | Р                          |                             | Default: V <sub>DD</sub>  |  |  |  |  |
| PA8             | 18   | I/O                        | 5VT                         | Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT, USART1_TX <sup>(4)</sup> , EVENTOUT  |  |  |  |  |
| PA9             | 19   | I/O                        | 5VT                         | Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, I2C0_SCL  |  |  |  |  |
| PA10            | 20   | I/O 5VT                    |                             | Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA   |  |  |  |  |
| PA11            | 21   | I/O                        | 5VT                         | Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT   |  |  |  |  |
| PA12            | 22   | I/O                        | 5VT                         | Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT   |  |  |  |  |
| PA13            | 23   | I/O                        | 5VT                         | Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO <sup>(5)</sup>  |  |  |  |  |
| PA14            | 24   | I/O                        | 5VT                         | Default: PA14 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , SWCLK, SPI1_MOSI <sup>(5)</sup>                                      |  |  |  |  |
| PA15            | 25   | I/O                        | 5VT                         | Default: PA15 Alternate: SPI0_NSS, USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI, SPI1_NSS <sup>(5)</sup> , EVENTOUT |  |  |  |  |
| PB3             | 26   | I/O                        | 5VT                         | Default: PB3 Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT  |  |  |  |  |
| PB4             | 27   | I/O                        | 5VT                         | Default: PB4 Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT   |  |  |  |  |
| PB5             | 28   | I/O                        | 5VT                         | Default: PB5 Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1   |  |  |  |  |
| PB6             | 29   | I/O                        | 5VT                         | Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON   |  |  |  |  |
| PB7             | 30   | I/O                        | 5VT                         | Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON   |  |  |  |  |
| воото           | 31   | I                          |                             | Default: BOOT0  |  |  |  |  |



## GD32F130xx Datasheet

| Pin Name | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description                         |  |
|----------|------|----------------------------|-----------------------------|---|--|
| PB8      | 32   | I/O                        | 5VT                         | Default: PB8 Alternate: I2C0_SCL, TIMER15_CH0 |  |

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F330K4 devices only.
- (4) Functions are available on GD32F330K8/6 devices.
- (5) Functions are available on GD32F330K8 devices.



## 2.6.4. GD32F130Gx QFN28 pin definitions

Table 2-6. GD32F130Gx QFN28 pin definitions

|                |      |                            | 40                          | pin definitions   |  |  |  |
|----------------|------|----------------------------|-----------------------------|---|--|--|--|
| Pin Name       | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description   |  |  |  |
| воото          | 1    | I                          |                             | Default: BOOT0  |  |  |  |
| PF0-<br>OSCIN  | 2    | I/O                        | 5VT                         | Default: PF0<br>Additional: OSCIN   |  |  |  |
| PF1-<br>OSCOUT | 3    | I/O                        | 5VT                         | Default: PF1<br>Additional: OSCOUT  |  |  |  |
| NRST           | 4    | I/O                        |                             | Default: NRST   |  |  |  |
| $V_{DDA}$      | 5    | Р                          |                             | Default: V <sub>DDA</sub>   |  |  |  |
| PA0-WKUP       | 6    | I/O                        |                             | Default: PA0 Alternate: USART0_CTS <sup>(3)</sup> , USART1_CTS <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI, I2C1_SCL <sup>(5)</sup> Additional: ADC_IN0, RTC_TAMP1, WKUP0 |  |  |  |
| PA1            | 7    | I/O                        |                             | Default: PA1 Alternate: USART0_RTS <sup>(3)</sup> , USART1_RTS <sup>(4)</sup> , TIMER1_CH1, I2C1_SDA <sup>(5)</sup> , EVENTOUT Additional: ADC_IN1                    |  |  |  |
| PA2            | 8    | I/O                        |                             | Default: PA2 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , TIMER1_CH2, TIMER14_CH0 Additional: ADC_IN2   |  |  |  |
| PA3            | 9    | I/O                        |                             | Default: PA3 Alternate: USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH3, TIMER14_CH1 Additional: ADC_IN3   |  |  |  |
| PA4            | 10   | I/O                        |                             | Default: PA4 Alternate: SPI0_NSS, USART0_CK <sup>(3)</sup> , USART1_CK <sup>(4)</sup> , TIMER13_CH0, SPI1_NSS <sup>(5)</sup> Additional: ADC_IN4                      |  |  |  |
| PA5            | 11   | I/O                        |                             | Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI Additional: ADC_IN5  |  |  |  |
| PA6            | 12   | I/O                        |                             | Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT Additional: ADC_IN6  |  |  |  |
| Default: PA7   |      |                            |                             | Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT   |  |  |  |
| PB0            | 14   | I/O                        |                             | Default: PB0  |  |  |  |



| Pin Name | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description  |  |  |  |
|----------|------|----------------------------|-----------------------------|--|--|--|--|
|          |      |                            |                             | Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX <sup>(4)</sup> ,           |  |  |  |
|          |      |                            |                             | EVENTOUT   |  |  |  |
|          |      |                            |                             | Additional: ADC_IN8  |  |  |  |
|          |      |                            |                             | Default: PB1   |  |  |  |
| DD4      | 45   | 1/0                        |                             | Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON,                         |  |  |  |
| PB1      | 15   | I/O                        |                             | SPI1_SCK <sup>(5)</sup>  |  |  |  |
|          |      |                            |                             | Additional: ADC_IN9  |  |  |  |
| Vss      | 16   | Р                          |                             | Default: V <sub>SS</sub>   |  |  |  |
| $V_{DD}$ | 17   | Р                          |                             | Default: V <sub>DD</sub>   |  |  |  |
|          |      |                            |                             | Default: PA8   |  |  |  |
| PA8      | 18   | I/O                        | 5VT                         | Alternate: USART0_CK, TIMER0_CH0, CK_OUT,                                  |  |  |  |
|          |      |                            |                             | USART1_TX <sup>(4)</sup> , EVENTOUT  |  |  |  |
|          |      | I/O                        | 5VT                         | Default: PA9   |  |  |  |
| PA9      | 19   |                            |                             | Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN,                           |  |  |  |
|          |      |                            |                             | I2C0_SCL   |  |  |  |
|          |      | I/O                        | 5VT                         | Default: PA10  |  |  |  |
| PA10     | 20   |                            |                             | Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN,                           |  |  |  |
|          |      |                            |                             | I2C0_SDA   |  |  |  |
| PA13     | 21   | I/O                        | 5VT                         | Default: PA13  |  |  |  |
| FAIS     | 21   | 1/0                        | 371                         | Alternate: IFRP_OUT, SWDIO, SPI1_MISO(5)                                   |  |  |  |
|          |      |                            |                             | Default: PA14  |  |  |  |
| PA14     | 22   | I/O                        | 5VT                         | Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , SWCLK,    |  |  |  |
|          |      |                            |                             | SPI1_MOSI <sup>(5)</sup>   |  |  |  |
|          |      |                            |                             | Default: PA15  |  |  |  |
| PA15     | 23   | I/O                        | 5VT                         | Alternate: SPI0_NSS, USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , |  |  |  |
|          |      |                            |                             | TIMER1_CH0, TIMER1_ETI, SPI1_NSS <sup>(5)</sup> , EVENTOUT                 |  |  |  |
| PB3      | 24   | I/O                        | 5VT                         | Default: PB3   |  |  |  |
|          |      |                            |                             | Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT                                  |  |  |  |
| PB4      | 25   | I/O                        | 5VT                         | Default: PB4   |  |  |  |
|          |      |                            |                             | Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT                                 |  |  |  |
| DDE      | 00   | 1/0                        | F\ /T                       | Default: PB5   |  |  |  |
| PB5      | 26   | I/O                        | 5VT                         | Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN,                            |  |  |  |
|          |      |                            |                             | TIMER2_CH1 Default: PB6  |  |  |  |
| PB6      | 27   | I/O                        | 5VT                         | Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON                             |  |  |  |
|          |      |                            |                             | Default: PB7   |  |  |  |
| PB7      | 28   | I/O                        | 5VT                         | Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON                             |  |  |  |
|          | 1    | 1                          | l                           |  |  |  |  |

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F330G4 devices only.
- (4) Functions are available on GD32F330G8/6 devices.



(5) Functions are available on GD32F330G8 devices.

### 2.6.5. GD32F130Fx TSSOP20 pin definitions

Table 2-7. GD32F130Fx TSSOP20 pin definitions

| Table 2-7. GD32F130FX |      |                            | 550P20 pin definitions      |   |  |  |  |  |
|-----------------------|------|----------------------------|-----------------------------|---|--|--|--|--|
| Pin Name              | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description   |  |  |  |  |
| воото                 | 1    | I                          |                             | Default: BOOT0  |  |  |  |  |
| PF0-<br>OSCIN         | 2    | I/O                        | 5VT                         | Default: PF0<br>Additional: OSCIN   |  |  |  |  |
| PF1-<br>OSCOUT        | 3    | I/O                        | 5VT                         | Default: PF1<br>Additional: OSCOUT  |  |  |  |  |
| NRST                  | 4    | I/O                        |                             | Default: NRST   |  |  |  |  |
| V <sub>DDA</sub>      | 5    | Р                          |                             | Default: V <sub>DDA</sub>   |  |  |  |  |
| PA0-WKUP              | 6    | I/O                        |                             | Default: PA0 Alternate: USART0_CTS <sup>(3)</sup> , USART1_CTS <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI, I2C1_SCL <sup>(5)</sup> Additional: ADC_IN0, RTC_TAMP1, WKUP0 |  |  |  |  |
| PA1                   | 7    | I/O                        |                             | Default: PA1 Alternate: USART0_RTS <sup>(3)</sup> , USART1_RTS <sup>(4)</sup> , TIMER1_CH1, I2C1_SDA <sup>(5)</sup> , EVENTOUT Additional: ADC_IN1                    |  |  |  |  |
| PA2                   | 8    | I/O                        |                             | Default: PA2 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , TIMER1_CH2, TIMER14_CH0 Additional: ADC_IN2   |  |  |  |  |
| PA3                   | 9    | I/O                        |                             | Default: PA3 Alternate: USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH3, TIMER14_CH1 Additional: ADC_IN3   |  |  |  |  |
| PA4                   | 10   | I/O                        |                             | Default: PA4 Alternate: SPI0_NSS, USART0_CK <sup>(3)</sup> , USART1_CK <sup>(4)</sup> , TIMER13_CH0, SPI1_NSS <sup>(5)</sup> Additional: ADC_IN4                      |  |  |  |  |
| PA5                   | 11   | I/O                        |                             | Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI Additional: ADC_IN5  |  |  |  |  |
| PA6                   | 12   | I/O                        |                             | Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT Additional: ADC_IN6  |  |  |  |  |
| PA7                   | 13   | I/O                        |                             | Default: PA7 Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0,   |  |  |  |  |



## GD32F130xx Datasheet

| Pin Name        | Pins                          | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup>  | Functions description   |  |  |  |  |
|-----------------|-------------------------------|----------------------------|--|---|--|--|--|--|
|                 |                               |                            |  | TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT                                    |  |  |  |  |
|                 |                               |                            |  | Additional: ADC_IN7   |  |  |  |  |
| PB1             |                               |                            |  | Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON,                      |  |  |  |  |
| Vss             | 15                            | Р                          |  | Default: Vss  |  |  |  |  |
| V <sub>DD</sub> | 16                            | Р                          |  | Default: V <sub>DD</sub>  |  |  |  |  |
| PA9             | 17                            | I/O                        | 5VT  | Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, I2C0_SCL  |  |  |  |  |
| PA10            | 18                            | I/O 5VT                    |  | Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA |  |  |  |  |
| PA13            | PA13 19 I/O 5VT Default: PA13 |                            | Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO <sup>(5)</sup>   |   |  |  |  |  |
| PA14            | 20                            | I/O                        | Default: PA14 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , SWCLK, SPI1_MOSI <sup>(5)</sup> |   |  |  |  |  |

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F330F4 devices only.
- (4) Functions are available on GD32F330F8/6 devices.
- (5) Functions are available on GD32F330F8 devices.



### 2.6.6. GD32F130xx pin alternate functions

Table 2-8. Port A alternate functions summary

| Pin      |           |                          | •                |       |                         |           |                  |
|----------|-----------|--------------------------|------------------|-------|-------------------------|-----------|------------------|
| Name     | AF0       | AF1                      | AF2              | AF3   | AF4                     | AF5       | AF6              |
|          |           | USART0_CTS(              |                  |       |                         |           |                  |
|          |           | 1)                       | TIMER1_CH0       |       |                         |           |                  |
| PA0      |           | USART1_CTS(              | TIMER1_ETI       |       | I2C1_SCL <sup>(3)</sup> |           |                  |
|          |           | 2)                       |                  |       |                         |           |                  |
|          |           | USARTO_RTS(              |                  |       |                         |           |                  |
| PA1      | EVENTOUT  | 1)                       | TIMER1_CH1       |       | I2C1_SDA <sup>(3)</sup> |           |                  |
| . ,      |           | USART1_RTS(              |                  |       | 0                       |           |                  |
|          |           | 2)                       |                  |       |                         |           |                  |
| PA2      | TIMER14_C | USARTO_TX <sup>(1)</sup> | TIMER1_CH2       |       |                         |           |                  |
|          | H0        | USART1_TX <sup>(2)</sup> |                  |       |                         |           |                  |
| PA3      | TIMER14_C |                          | TIMER1_CH3       |       |                         |           |                  |
|          | H1        | USART1_RX <sup>(2)</sup> |                  |       |                         |           |                  |
| PA4      | SPI0_NSS  | USARTO_CK <sup>(1)</sup> |                  |       | TIMER13_C               |           | SPI1_NSS(        |
|          |           | USART1_CK <sup>(2)</sup> | TIMED 4 OUR      |       | H0                      |           | 3)               |
| PA5      | SPI0_SCK  |                          | TIMER1_CH0       |       |                         |           |                  |
|          |           |                          | TIMER1_ETI       |       |                         | TIMER15_C | EVENTOLI         |
| PA6      | SPI0_MISO | TIMER2_CH0               | TIMER0_BRK<br>IN |       |                         | H0        | T                |
|          |           |                          | TIMER0_CH0       |       | TIMER13 C               | TIMER16_C |                  |
| PA7      | SPI0_MOSI | TIMER2_CH1               | _ON              |       | H0                      | H0        | T                |
|          |           |                          | _0.1             | EVENT | USART1_T                | 110       | •                |
| PA8      | CK_OUT    | USART0_CK                | TIMER0_CH0       | OUT   | X <sup>(2)</sup>        |           |                  |
|          | TIMER14_B |                          |                  |       |                         |           |                  |
| PA9      | RKIN      | USART0_TX                | TIMER0_CH1       |       | I2C0_SCL                |           |                  |
| DA 40    | TIMER16_B | LICARTO DV               | TIMEDO OLIO      |       | 1000 004                |           |                  |
| PA10     | RKIN      | USART0_RX                | TIMER0_CH2       |       | I2C0_SDA                |           |                  |
| PA11     | EVENTOUT  | USART0_CTS               | TIMER0_CH3       |       |                         |           |                  |
| PA12     | EVENTOUT  | USART0_RTS               | TIMER0_ETI       |       |                         |           |                  |
| PA13     | SWDIO     | IFRP_OUT                 |                  |       |                         |           | SPI1_MIS         |
| 1 713    | SVVDIO    | 11 10 _001               |                  |       |                         |           | O <sup>(3)</sup> |
| PA14     | SWCLK     | USART0_TX <sup>(1)</sup> |                  |       |                         |           | SPI1_MOS         |
| 1 / (1-7 | CTTOLIC   | USART1_TX <sup>(2)</sup> |                  |       |                         |           | (3)              |
| PA15     | SPI0_NSS  | USARTO_RX <sup>(1)</sup> | TIMER1_CH0       | EVENT |                         |           | SPI1_NSS         |
| 3        | 55_1100   | USART1_RX <sup>(2)</sup> | TIMER1_ETI       | OUT   |                         |           | 3)               |


- (1) Functions are available on GD32F130x4 devices only.
- (2) Functions are available on GD32F130x8/6 devices.
- (3) Functions are available on GD32F130x8 devices.



Table 2-9. Port B alternate functions summary

|             | 5. T OIL B C  |                         | ctions summai     | y                  |                          |     |          |
|-------------|---|-------------------------|-------------------|--------------------|--------------------------|-----|----------|
| Pin<br>Name | AF0   | AF1                     | AF2               | AF3                | AF4                      | AF5 | AF6      |
| DDO         | EVENTOU   | TIMER2_CH               | TIMER0_CH1_       |                    | 110 A D.T.4 D.V.(2)      |     |          |
| PB0         | Т   | 2                       | ON                |                    | USART1_RX <sup>(2)</sup> |     |          |
| DD4         | TIMER13_  | TIMER2_CH               | TIMER0_CH2_       |                    |                          |     | SPI1_SCK |
| PB1<br>PB2  | CH0   | 3                       | ON                |                    |                          |     | (3)      |
| PB2         |   |                         |                   |                    |                          |     |          |
| PB3         | SPI0_SCK  | EVETOUT                 | TIMER1_CH1        |                    |                          |     |          |
| PB4         | SPI0_MIS<br>O   | TIMER2_CH<br>0          | EVENTOUT          |                    |                          |     |          |
| 555         | SPI0_MO   | TIMER2_CH               | TIMER15_BRKI      | 1000 01404         |                          |     |          |
| PB5         | SI  | 1                       | N                 | I2C0_SMBA          |                          |     |          |
| PB6         | USART0_   | I2C0_SCL                | TIMER15_CH0_      |                    |                          |     |          |
| PB0         | TX  | 12C0_SCL                | ON                |                    |                          |     |          |
| PB7         | USART0_   | I2C0_SDA                | TIMER16_CH0_      |                    |                          |     |          |
| PD/         | RX  | 12CU_SDA                | ON                |                    |                          |     |          |
| PB8         |   | I2C0_SCL                | TIMER15_CH0       |                    |                          |     |          |
| PB9         | IFRP_OUT  | I2C0_SDA                | TIMER16_CH0       | EVENTOUT           |                          |     |          |
| PB10        |   | I2C1_SCL <sup>(3)</sup> | TIMER1_CH2        |                    |                          |     |          |
| PB11        | EVENTOU<br>T  | I2C1_SDA <sup>(3)</sup> | TIMER1_CH3        |                    |                          |     |          |
| PB12        | SPI0_NSS (1) SPI1_NSS (3)   |                         | TIMER0_BRKIN      |                    | I2C1_SMBA <sup>(3)</sup> |     |          |
| PB13        | SPI0_SCK (1) SPI1_SCK (3)   |                         | TIMERO_CHO_<br>ON |                    |                          |     |          |
| PB14        | $\begin{array}{c} \text{SPI0\_MIS} \\ \text{O}^{(1)} \\ \text{SPI1\_MIS} \\ \text{O}^{(3)} \end{array}$ | TIMER14_C<br>H0         | TIMER0_CH1_<br>ON |                    |                          |     |          |
| PB15        | SPI0_MO<br>SI <sup>(1)</sup><br>SPI1_MO<br>SI <sup>(3)</sup>  | TIMER14_C<br>H1         | TIMER0_CH2_<br>ON | TIMER14_C<br>H0_ON |                          |     |          |

- (1) Functions are available on GD32F130x4 devices only.
- (2) Functions are available on GD32F130x8/6 devices.
- (3) Functions are available on GD32F130x8 devices.





### Table 2-10. Port C & D & F alternate functions summary

| Pin<br>Name | AF0         | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 |
|-------------|-------------|-----|-----|-----|-----|-----|-----|
| PC0         | EVENTOUT    |     |     |     |     |     |     |
| PC1         | EVENTOUT    |     |     |     |     |     |     |
| PC2         | EVENTOUT    |     |     |     |     |     |     |
| PC3         | EVENTOUT    |     |     |     |     |     |     |
| PC4         | EVENTOUT    |     |     |     |     |     |     |
| PC6         | TIMER2_CH0  |     |     |     |     |     |     |
| PC7         | TIMER2_CH1  |     |     |     |     |     |     |
| PC8         | TIMER2_CH2  |     |     |     |     |     |     |
| PC9         | TIMER2_CH3  |     |     |     |     |     |     |
| PD2         | TIMER2_ETI  |     |     |     |     |     |     |
| DE4         | SPI1_NSS,EV |     |     |     |     |     |     |
| PF4         | ENTOUT      |     |     |     |     |     |     |
| PF5         | EVENTOUT    |     |     |     |     |     |     |



## 3. Functional description

### 3.1. ARM® Cortex®-M3 core

The Cortex®-M3 processor is the latest generation of ARM® processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

- 32-bit ARM® Cortex®-M3 processor core
- Up to 72 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M3 processor is based on the ARMv7 architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M3:

- Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)

## 3.2. On-chip memory

- Up to 64 Kbytes of Flash memory
- Up to 8 Kbytes of SRAM with hardware parity checking

The ARM® Cortex®-M3 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 64 Kbytes of inner Flash and 8 Kbytes of inner SRAM at most is available for storing programs and data, both accessed (R/W) at CPU clock speed with zero wait states. The <u>Table 2-2. GD32F130xx memory map</u> shows the memory map of the GD32F130xx series of devices, including code, SRAM, peripheral, and other pre-defined regions.

## 3.3. Clock, reset and supply management

- Internal 8 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator



- Integrated system clock PLL
- 2.6 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include speed internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the AHB and two APB domains is 72 MHz. See <u>Figure</u> 2-7. GD32F130xx clock tree for details on the clock tree.

GD32F1x0 Reset Control includes the control of three kinds of reset: power reset, system reset and backup domain reset. A system reset resets the processor core and peripheral IP components with the exception of the SW-DP controller and the Backup domain. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 2.6 V and down to 1.8V. The device remains in reset mode when V<sub>DD</sub> is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a wake up message for leading the MCU into security.

### Power supply schemes:

- V<sub>DD</sub> range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through V<sub>DD</sub> pins.
- V<sub>SSA</sub>, V<sub>DDA</sub> range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL. V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub>, respectively.
- V<sub>BAT</sub> range: 1.8 to 3.6 V, power supply for RTC, external clock 32 KHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.

#### 3.4. Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main Flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

In default condition, boot from main Flash memory is selected. The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0 (PA9 and PA10) or USART1 (PA2 and PA3, PA14 and PA15).

## 3.5. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance



between the CPU operating time, speed and power consumption.

#### ■ Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

#### ■ Deep-sleep mode

In deep-sleep mode, all clocks in the 1.2V domain are off, and all of the high speed crystal oscillator (IRC8M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, the LVD output, the RTC tamper and Timestamp, the USARTO wakeup and the CEC wakeup. When exiting the deep-sleep mode, the IRC8M is selected as the system clock.

#### ■ Standby mode

In standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC8M, HXTAL and PLL are disabled. The contents of SRAM and registers (except Backup registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC alarm, the FWDGT reset, and the rising edge on WKUP pin.

### 3.6. Analog to digital converter (ADC)

- 12-bit SAR ADC engine with up to 1 MSPS conversion rate
- Input voltage range: V<sub>SSA</sub> to V<sub>DDA</sub> (2.6 to 3.6 V)
- Temperature sensor

One 12-bit 1  $\mu$ s multi-channel ADCs are integrated in the device. It is a total of up to 16 multiplexed external channels and 3 internal channels for temperature sensor, voltage reference, V<sub>BAT</sub> voltage measurement. The conversion range is between 2.6 V < V<sub>DDA</sub> < 3.6 V. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block of analog inputs also can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced usages. The ADC can be triggered from the events generated by the general timers (TIMERx=1,2,14) and the advanced timers (TIMER0) with internal connection.

The temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally connected to the ADC\_IN16 input channel which is used to convert the sensor output voltage into a digital value. Each device is factory-calibrated to improve the accuracy and the calibration data are stored in the system memory area.

#### 3.7. DMA

- 7 channel DMA controller
- Peripherals supported: Timers, ADC, SPIs, I2Cs, USARTs



The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory.

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

### 3.8. General-purpose inputs/outputs (GPIOs)

- Up to 55 fast GPIOs, all mappable on 16 external interrupt lines
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 55 general purpose I/O pins (GPIO) in GD32F130xx, named PA0 ~ PA15 and PB0 ~ PB15, PC0 ~ PC15, PD2, PF0, PF1, PF4-PF7 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/event controller (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (pushpull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.

## 3.9. Timers and PWM generation

- One 16-bit advanced timer (TIMER0), one 32-bit general timer (TIMER1), five 16-bit general timers (TIMER2, TIMER13 ~ TIMER16)
- Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (free watchdog timer and window watchdog timer)

The advanced timer (TIMER0) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 4 independent channels can be used for input capture, compare match output, generation of PWM waveform (edge-aligned and center-aligned Mode) and single pulse mode output. If configured as a general 16-bit timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other



general timers together which have the same architecture and features.

The general timer can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER2 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER13 ~ TIMER16 is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. The general timer also supports an encoder interface with two inputs using quadrature decoder.

The GD32F130xx have two watchdog peripherals, free watchdog timer and window watchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-bit prescaler, It is clocked from an independent 40 KHz internal RC and as it operates independently of the main clock, it can operate in stop and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog timer is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wake up interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. The features are shown below:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

## 3.10. Real time clock (RTC)

- Independent binary-coded decimal (BCD) format timer/counter with five 32-bit backup registers
- Calendar with subsecond, seconds, minutes, hours, week day, date, year and month automatically correction
- Alarm function with wake up from deep-sleep and standby mode capability
- On-the-fly correction for synchronization with master clock. Digital calibration with 1 ppm resolution for compensation of quartz crystal inaccuracy

The real time clock is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 KHz from



external crystal oscillator.

#### 3.11. Inter-integrated circuit (I2C)

- Up to two I2Cs bus interfaces can support both master and slave mode with a frequency up to 400 KHz
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides transfer rate of up to 100 KHz in standard mode and up to 400 KHz in fast mode. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

#### 3.12. Serial peripheral interface (SPI)

- Up to two SPIs interfaces with a frequency of up to 18 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking.

# 3.13. Universal synchronous asynchronous receiver transmitter (USART)

- Up to two USARTs with operating frequency up to 9 MHz
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface

The USART (USART0, USART1) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous



transfer. It is also commonly used for RS-232 standard communication. The USART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver. The USART also supports DMA function for high speed data communication.

#### 3.14. Debug mode

■ Serial wire JTAG debug port (SWJ-DP)

The ARM® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

#### 3.15. Package and operation temperature

- LQFP64 (GD32F130Rx), LQFP48 (GD32F130Cx), QFN32 (GD32F130Kx), QFN28 (GD32F130Gx) and TSSOP20 (GD32F130Fx)
- Operation temperature range: -40°C to +85°C (industrial level)
- Operation temperature range: -20°C to +85°C (commercial level)



## 4. Electrical characteristics

## 4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings

| Symbol           | Parameter                        | Min                    | Max                    | Unit |
|------------------|----------------------------------|------------------------|------------------------|------|
| $V_{DD}$         | External voltage range           | V <sub>SS</sub> - 0.3  | V <sub>SS</sub> + 3.6  | V    |
| $V_{DDA}$        | External analog supply voltage   | V <sub>SSA</sub> - 0.3 | V <sub>SSA</sub> + 3.6 | V    |
| V <sub>BAT</sub> | External battery supply voltage  | Vss - 0.3              | V <sub>SS</sub> + 3.6  | V    |
| V <sub>IN</sub>  | Input voltage on 5V tolerant pin | Vss - 0.3              | V <sub>DD</sub> + 4.0  | V    |
| VIN              | Input voltage on other I/O       | Vss - 0.3              | 4.0                    | V    |
| lio              | Maximum current for GPIO pins    | ı                      | 25                     | mA   |
| TA               | Operating temperature range      | -40                    | +85                    | °C   |
| T <sub>STG</sub> | Storage temperature range        | -55                    | +150                   | °C   |
| TJ               | Maximum junction temperature     | ı                      | 125                    | °C   |

#### 4.2. Recommended DC characteristics

Table 4-2. DC operating conditions

| Symbol           | Parameter              | Conditions              | Min | Тур | Max | Unit     |
|------------------|------------------------|-------------------------|-----|-----|-----|----------|
| $V_{DD}$         | Supply voltage         | _                       | 2.6 | 3.3 | 3.6 | <b>V</b> |
| V <sub>DDA</sub> | Analog supply voltage  | Same as V <sub>DD</sub> | 2.6 | 3.3 | 3.6 | V        |
| V <sub>BAT</sub> | Battery supply voltage | _                       | 1.8 | _   | 3.6 | V        |



## 4.3. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-3. Power consumption characteristics

| Symbol | Parameter                  | Conditions   | Min | Тур    | Max | Unit |
|--------|----------------------------|--|-----|--------|-----|------|
|        |                            | V <sub>DD</sub> =V <sub>BAT</sub> =3.3V, HXTAL=8MHz, System clock=48 MHz, All peripherals enabled                        |     | 17.26  | _   | mA   |
|        | Supply current             | V <sub>DD</sub> =V <sub>BAT</sub> =3.3V, HXTAL=8MHz, System clock<br>=48 MHz, All peripherals disabled                   |     | 12.23  |     | mA   |
|        | (Run mode)                 | V <sub>DD</sub> =V <sub>BAT</sub> =3.3V, HXTAL=8MHz, System clock<br>=24 MHz, All peripherals enabled                    | _   | 9.26   |     | mA   |
|        |                            | V <sub>DD</sub> =V <sub>BAT</sub> =3.3V, HXTAL=8MHz, System Clock<br>=24 MHz, All peripherals disabled                   |     | 6.75   |     | mA   |
|        | Supply current             | V <sub>DD</sub> =V <sub>BAT</sub> =3.3V, HXTAL=8MHz, CPU clock off,<br>System clock =48 MHz, All peripherals<br>enabled  | _   | 9.76   | _   | mA   |
| lod    | (Sleep mode)               | V <sub>DD</sub> =V <sub>BAT</sub> =3.3V, HXTAL=8MHz, CPU clock off,<br>System clock =48 MHz, All peripherals<br>disabled | _   | 3.89   | _   | mA   |
|        | Supply current             | V <sub>DD</sub> =V <sub>BAT</sub> =3.3V, Regulator in run mode, IRC40K on, RTC on, All GPIOs analog mode                 | _   | 155.14 | _   | μΑ   |
|        | (Deep-Sleep<br>mode)       | V <sub>DD</sub> =V <sub>BAT</sub> =3.3V, Regulator in low power mode, IRC40K on, RTC on, All GPIOs analog mode           | _   | 143.17 | _   | μΑ   |
|        | 0                          | V <sub>DD</sub> =V <sub>BAT</sub> =3.3V, LXTAL off, IRC40K on, RTC on  |     | 7.38   |     | μΑ   |
|        | Supply current<br>(Standby | V <sub>DD</sub> =V <sub>BAT</sub> =3.3V, LXTAL off, IRC40K on, RTC off   | _   | 6.94   | _   | μΑ   |
|        | mode)                      | V <sub>DD</sub> =V <sub>BAT</sub> =3.3V, LXTAL off, IRC40K off, RTC off  | ı   | 5.74   |     | μΑ   |
|        |                            | V <sub>DD</sub> not available, V <sub>BAT</sub> =3.6 V, LXTAL on with external crystal, RTC on, Higher driving           | _   | 3.08   | _   | μΑ   |
|        |                            | V <sub>DD</sub> not available, V <sub>BAT</sub> =3.3 V, LXTAL on with external crystal, RTC on, Higher driving           | _   | 2.78   | _   | μΑ   |
|        | Battery supply             | V <sub>DD</sub> not available, V <sub>BAT</sub> =2.6 V, LXTAL on with external crystal, RTC on, Higher driving           | _   | 2.12   | _   | μΑ   |
| Іват   | current                    | V <sub>DD</sub> not available, V <sub>BAT</sub> =3.6 V, LXTAL on with external crystal, RTC on, Lower driving            | _   | 1.37   | _   | μΑ   |
|        |                            | V <sub>DD</sub> not available, V <sub>BAT</sub> =3.3 V, LXTAL on with external crystal, RTC on, Lower driving            | _   | 1.25   | _   | μΑ   |
|        |                            | V <sub>DD</sub> not available, V <sub>BAT</sub> =2.6 V, LXTAL on with external crystal, RTC on, Lower driving            | _   | 1.05   | _   | μΑ   |



#### 4.4. EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in the <u>Table 4-4. EMS characteristics</u>, based on the EMS levels and classes compliant with IEC 61000 series standard.

**Table 4-4. EMS characteristics** 

| Symbol           | Parameter                               | Conditions   | Level/Class |
|------------------|---|--|-------------|
| \/               | Voltage applied to all device pins to   | V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = +25 °C                           | 3B          |
| V <sub>ESD</sub> | induce a functional disturbance         | conforms to IEC 61000-4-2  | ЗБ          |
|                  | Fast transient voltage burst applied to | V 22 V T. 125 %  |             |
| V <sub>FTB</sub> | induce a functional disturbance through | V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = +25 °C conforms to IEC 61000-4-4 | 4A          |
|                  | 100 pF on $V_{DD}$ and $V_{SS}$ pins    | CONIONIS TO IEC 61000-4-4  |             |

EMI (Electromagnetic Interference) emission testing result is given in the <u>Table 4-5. EMI</u> <u>characteristics</u>, compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 4-5. EMI characteristics

| Symbol           | Parameter                 | Conditions                    | Tested          | Cond | ditions | <b>Unit</b> |
|------------------|---------------------------|-------------------------------|-----------------|------|---------|-------------|
|                  |                           |                               | frequency band  | 24M  | 48M     |             |
|                  | $V_{DD} = 3.3 \text{ V},$ | 0.1 to 2 MHz                  | <0              | <0   |         |             |
|                  |                           | $T_A = +25 ^{\circ}\text{C},$ | 2 to 30 MHz     | -3.9 | -2.8    |             |
| S <sub>ЕМІ</sub> | Peak level                | compliant with IEC            | 30 to 130 MHz   | -7.2 | -8      | dBμV        |
|                  |                           | 61967-2                       | 130 MHz to 1GHz | -7   | -7      |             |

## 4.5. Power supply supervisor characteristics

Table 4-6. Power supply supervisor characteristics

| Symbol               | Parameter                  | Conditions | Min  | Тур  | Max  | Unit |
|----------------------|----------------------------|------------|------|------|------|------|
| V <sub>POR</sub>     | Power on reset threshold   |            | 2.32 | 2.40 | 2.48 | V    |
| V <sub>PDR</sub>     | Power down reset threshold | PDR_S=0    | 2.27 | 2.35 | 2.43 | V    |
| V <sub>HYST</sub>    | PDR hysteresis             | PDR_5=0    | _    | 0.05 |      | V    |
| T <sub>RSTTEMP</sub> | Reset temporization        |            | _    | 2    | _    | ms   |
| V <sub>POR</sub>     | Power on reset threshold   |            | 2.32 | 2.40 | 2.48 | V    |
| $V_{PDR}$            | Power down reset threshold | DDD 9_1    | 1.72 | 1.80 | 1.88 | V    |
| V <sub>H</sub> YST   | PDR hysteresis             | PDR_S=1    | _    | 0.6  |      | V    |
| T <sub>RSTTEMP</sub> | Reset temporization        |            | _    | 2    | _    | ms   |



## 4.6. Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 4-7. ESD characteristics

| Symbol                | Parameter                     | Conditions                     | Min | Тур | Max  | Unit |
|-----------------------|-------------------------------|--------------------------------|-----|-----|------|------|
| V <sub>ESD(HBM)</sub> | Electrostatic discharge       | T <sub>A</sub> =25 °C; JESD22- |     |     | 5000 | V    |
|                       | voltage (human body model)    | A114                           |     | _   | 3000 | V    |
| V                     | Electrostatic discharge       | T <sub>A</sub> =25 °C;         |     |     | 500  | 1/   |
| VESD(CDM)             | voltage (charge device model) | JESD22-C101                    |     | _   | 500  | V    |

Table 4-8. Static latch-up characteristics

| Symbol | Parameter                        | Conditions                    | Min | Тур | Max  | Unit |
|--------|----------------------------------|-------------------------------|-----|-----|------|------|
| 111    | I-test                           | T. 25 %C. ICOD70              | _   | _   | ±100 | mA   |
| LU     | V <sub>supply</sub> over voltage | T <sub>A</sub> =25 °C; JESD78 | _   | _   | 5.4  | V    |

#### 4.7. External clock characteristics

Table 4-9. High speed crystal oscillator (HXTAL) generated from a crystal/ceramic characteristics

| Symbol             | Parameter                          | Conditions                                  | Min | Тур | Max | Unit    |
|--------------------|------------------------------------|---|-----|-----|-----|---------|
| f                  | High Speed crystal oscillator      | V <sub>DD</sub> =3.3V                       | 4   | 8   | 32  | MHz     |
| f <sub>HXTAL</sub> | (HXTAL) frequency                  | V DD=3.3 V                                  | 4   | 0   | 32  | IVII IZ |
| Constant           | Recommended load capacitance on    | _   |     | 20  | 30  | nE.     |
| Снхтац             | OSCIN and OSCOUT                   | _   | _   | 20  | 30  | pF      |
|                    | Recommended external feedback      |   |     |     |     |         |
| RFHXTAL            | resistor between XTALIN and        | _   | _   | 200 | _   | ΚΩ      |
|                    | XTALOUT                            |   |     |     |     |         |
| DHXTAL             | HXTAL oscillator duty cycle        | _   | 48  | 50  | 52  | %       |
| IDDHXTAL           | HXTAL oscillator operating current | V <sub>DD</sub> =3.3V, T <sub>A</sub> =25°C | _   | 1.4 | _   | μΑ      |
| <b>t</b> suhxtal   | HXTAL oscillator startup time      | V <sub>DD</sub> =3.3V, T <sub>A</sub> =25°C | _   | 2   | _   | ms      |



Table 4-10. Low speed crystal oscillator (LXTAL) generated from a crystal/ceramic characteristics

| Symbol              | Parameter  | Conditions                              | Min | Тур    | Max  | Unit |
|---------------------|--|---|-----|--------|------|------|
| f <sub>LXTAL</sub>  | Low Speed crystal oscillator (LXTAL) frequency       | V <sub>DD</sub> =V <sub>BAT</sub> =3.3V | _   | 32.768 | 1000 | KHz  |
| CLXTAL              | Recommended load capacitance on OSC32IN and OSC32OUT |   | _   |        | 15   | pF   |
| D <sub>L</sub> XTAL | LXTAL oscillator duty cycle                          | _                                       | 48  | 50     | 52   | %    |
| IDDLXTAL            | LXTAL oscillator operating current                   | V <sub>DD</sub> =V <sub>BAT</sub> =3.3V | _   | 1.4    |      | μΑ   |
| tsulxtal            | LXTAL oscillator startup time                        | V <sub>DD</sub> =V <sub>BAT</sub> =3.3V | _   | 3      | _    | S    |

#### 4.8. Internal clock characteristics

Table 4-11. Internal 8 MHz RC oscillator (IRC8M) characteristics

| Symbol               | Parameter                     | Conditions   | Min  | Тур | Max  | Unit    |
|----------------------|-------------------------------|--|------|-----|------|---------|
| f <sub>IRC8M</sub>   | Internal 8 MHz RC oscillator  | V <sub>DD</sub> =3.3V                                |      | 8   |      | MHz     |
|                      | (IRC8M) frequency             | VDD=3.3 V  |      | O   |      | IVII IZ |
|                      | IRC8M oscillator Frequency    | V <sub>DD</sub> =3.3V, T <sub>A</sub> =-40°C ~+105°C | -2.5 | _   | +1.5 | %       |
| ACC <sub>IRC8M</sub> | accuracy, Factory-trimmed     | V <sub>DD</sub> =3.3V, T <sub>A</sub> =0°C ~ +85°C   | -1.2 | _   | +1.2 | %       |
|                      | accuracy, Factory-trimineu    | V <sub>DD</sub> =3.3V, T <sub>A</sub> =25°C          | -1   | _   | +1   | %       |
| D <sub>IRC8M</sub>   | IRC8M oscillator duty cycle   | V <sub>DD</sub> =3.3V, f <sub>IRC8M</sub> =8MHz      | 48   | 50  | 52   | %       |
| l==:==:              | IRC8M oscillator operating    | \/2 2\/ f9MUz  |      | 80  | 100  |         |
| IDDIRC8M             | current                       | V <sub>DD</sub> =3.3V, f <sub>IRC8M</sub> =8MHz      |      | 80  | 100  | μΑ      |
| t <sub>SUIRC8M</sub> | IRC8M oscillator startup time | $V_{DD}$ =3.3V, $f_{IRC8M}$ =8MHz                    | 1    | _   | 2    | us      |

Table 4-12. Internal 40KHz RC oscillator (IRC40K) characteristics

| Symbol              | Parameter                    | Conditions  | Min | Тур | Max | Unit |
|---------------------|------------------------------|---|-----|-----|-----|------|
| f <sub>IRC40K</sub> | Internal 40KHz RC oscillator | $V_{DD}=V_{BAT}=3.3V$ ,                                       | 30  | 40  | 60  | KHz  |
|                     | (IRC40K) frequency           | T <sub>A</sub> =-40°C ~ +85°C                                 | 30  | 40  | 60  | NΠZ  |
|                     | IRC40K oscillator operating  | V V 2 2V T. 25%   |     | 4   | 2   |      |
| IDDIRC40K           | current                      | V <sub>DD</sub> =V <sub>BAT</sub> =3.3V, T <sub>A</sub> =25°C |     | I   | 2   | μΑ   |
| 4                   | IRC40K oscillator startup    | V V 2.2V T 25°C   |     |     | 90  |      |
| tsuirc40K           | time                         | $V_{DD}=V_{BAT}=3.3V$ , $T_A=25$ °C                           | _   | _   | 80  | μs   |



#### 4.9. PLL characteristics

Table 4-13. PLL characteristics

| Symbol                | Parameter                  | Conditions | Min | Тур | Max | Unit |
|-----------------------|----------------------------|------------|-----|-----|-----|------|
| f <sub>PLLIN</sub>    | PLL input clock frequency  |            | 1   | 8   | 25  | MHz  |
| f <sub>PLL</sub>      | PLL output clock frequency |            | 16  | _   | 72  | MHz  |
| tLOCK                 | PLL lock time              |            | _   |     | 200 | μs   |
| Jitter <sub>PLL</sub> | Cycle to cycle Jitter      |            |     |     | 300 | ps   |

## 4.10. Memory characteristics

Table 4-14. Flash memory characteristics

| Symbol            | Parameter                  | Conditions                    | Min | Тур | Max | Unit    |
|-------------------|----------------------------|-------------------------------|-----|-----|-----|---------|
|                   | Number of guaranteed       |                               |     |     |     |         |
| PEcyc             | program /erase cycles      | T <sub>A</sub> =-40°C ~ +85°C | 100 | _   | _   | kcycles |
|                   | before failure (Endurance) | ore failure (Endurance)       |     |     |     |         |
| t <sub>RET</sub>  | Data retention time        | T <sub>A</sub> =125°C         | 20  |     |     | years   |
| t <sub>PROG</sub> | Word programming time      | T <sub>A</sub> =-40°C ~ +85°C | 200 |     | 400 | us      |
| terase            | Page erase time            | T <sub>A</sub> =-40°C ~ +85°C | 60  | 100 | 450 | ms      |
| tmerase           | Mass erase time            | T <sub>A</sub> =-40°C ~ +85°C | 3.2 |     | 9.6 | S       |

#### 4.11. **GPIO** characteristics

Table 4-15. I/O port characteristics

| Symbol          | Parameter                   | Conditions                       | Min  | Тур | Max  | Unit |
|-----------------|-----------------------------|----------------------------------|------|-----|------|------|
|                 | Standard IO Low level       | Vpp=2.6V                         |      |     | 0.95 | V    |
| VIL             | input voltage               | V DD=2.0 V                       | -0.3 |     | 0.95 | V    |
| VIL             | 5V-tolerant IO Low level    | Vpp=2.6V                         | -0.3 |     | 0.9  | V    |
|                 | input voltage               | VDD=2.6V                         | -0.3 |     | 0.9  | V    |
|                 | Standard IO High level      |                                  | 1.2  |     | 4.0  | V    |
| VIH             | input voltage               | VDD=2.0V                         | 1.2  | _   | 4.0  | V    |
| VIH             | 5V-tolerant IO High level   | Vpp=2.6V                         | 1.5  |     | 5.5  | V    |
|                 | input voltage               | VDD=2.6V                         | 1.5  |     | 5.5  | V    |
| Vol             | Low level output voltage    | V <sub>DD</sub> =2.6V            |      | _   | 0.2  | V    |
| Vон             | High level output voltage   | V <sub>DD</sub> =2.6V            | 2.3  | _   | _    | V    |
| R <sub>PU</sub> | Internal pull-up resistor   | V <sub>IN</sub> =V <sub>SS</sub> | 30   | 40  | 50   | kΩ   |
| R <sub>PD</sub> | Internal pull-down resistor | V <sub>IN</sub> =V <sub>DD</sub> | 30   | 40  | 50   | kΩ   |



#### 4.12. ADC characteristics

**Table 4-16. ADC characteristics** 

| Symbol           | Parameter                  | Conditions              | Min | Тур | Max       | Unit |
|------------------|----------------------------|-------------------------|-----|-----|-----------|------|
| $V_{DDA}$        | Operating voltage          |                         | 2.6 | 3.3 | 3.6       | V    |
| VIN              | ADC input voltage range    |                         | 0   | _   | $V_{DDA}$ | V    |
| f <sub>ADC</sub> | ADC clock                  |                         | 0.6 | _   | 14        | MHz  |
| fs               | Sampling rate              |                         | _   | _   | 1         | MHz  |
| fadcconv         | ADC conversion time        | f <sub>ADC</sub> =14MHz | 1   | _   | 18        | μs   |
| R <sub>ADC</sub> | Input sampling switch      |                         |     |     | 0.2       | kΩ   |
| NADC             | resistance                 |                         | _   |     | 0.2       | K12  |
| CADC             | Input sampling capacitance | No pin/pad capacitance  |     | 32  |           | nE   |
| CADC             | input sampling capacitance | included                |     | 32  |           | pF   |
| tsu              | Startup time               |                         | _   |     | 1         | μs   |

#### 4.13. SPI characteristics

**Table 4-17. Standard SPI characteristics** 

| Symbol               | Parameter                | Conditions               | Min | Тур | Max | Unit |
|----------------------|--------------------------|--------------------------|-----|-----|-----|------|
| fsck                 | SCK clock frequency      |                          | _   | _   | 18  | MHz  |
| tsck(H)              | SCK clock high time      |                          | 19  | _   | _   | ns   |
| tsck(L)              | SCK clock low time       |                          | 19  | _   | _   | ns   |
|                      |                          | SPI master mode          |     |     |     |      |
| t <sub>V(MO)</sub>   | Data output valid time   |                          | _   | _   | 25  | ns   |
| t <sub>H(MO)</sub>   | Data output hold time    |                          | 2   | _   | _   | ns   |
| tsu(MI)              | Data input setup time    |                          | 5   | _   | _   | ns   |
| t <sub>H(MI)</sub>   | Data input hold time     |                          | 5   | _   | _   | ns   |
|                      |                          | SPI slave mode           |     |     |     |      |
| tsu(NSS)             | NSS enable setup time    | f <sub>PCLK</sub> =54MHz | 74  | _   | _   | ns   |
| t <sub>H(NSS)</sub>  | NSS enable hold time     | f <sub>PCLK</sub> =54MHz | 37  | _   | _   | ns   |
| t <sub>A(SO)</sub>   | Data output access time  | f <sub>PCLK</sub> =54MHz | 0   | _   | 55  | ns   |
| t <sub>DIS(SO)</sub> | Data output disable time |                          | 3   | _   | 10  | ns   |
| t <sub>V(SO)</sub>   | Data output valid time   |                          | _   | _   | 25  | ns   |
| t <sub>H(SO)</sub>   | Data output hold time    |                          | 15  | _   | _   | ns   |
| t <sub>SU(SI)</sub>  | Data input setup time    |                          | 5   | _   | _   | ns   |
| t <sub>H(SI)</sub>   | Data input hold time     |                          | 4   | _   | _   | ns   |



## 4.14. I2C characteristics

Table 4-18. I2C characteristics

| Symbol              | Parameter Conditions |            | Standard mode |     | Fast mode |     | Unit |
|---------------------|----------------------|------------|---------------|-----|-----------|-----|------|
| Symbol              | Parameter            | Conditions | Min           | Max | Min       | Max | Unit |
| f <sub>SCL</sub>    | SCL clock frequency  |            | 0             | 100 | 0         | 400 | KHz  |
| t <sub>SCL(H)</sub> | SCL clock high time  |            | 4.0           | _   | 0.6       | _   | ns   |
| t <sub>SCL(L)</sub> | SCL clock low time   |            | 4.7           | _   | 1.3       | _   | ns   |



## 5. Package information

## 5.1. TSSOP package outline dimensions

Figure 5-1. TSSOP package outline




Table 5-1. TSSOP20 package dimensions

| Symbol | Dimensions (mm) |      |      | Symbol | Dime | ensions (n | nm)  |
|--------|-----------------|------|------|--------|------|------------|------|
| Symbol | Min             | Тур  | Max  | Symbol | Min  | Тур        | Max  |
| А      | -               | -    | 1.2  | c1     | 0.09 | -          | 0.16 |
| A1     | 0.05            | -    | 1.15 | D      | 6.4  | 6.5        | 6.6  |
| A2     | 0.80            | 1.00 | 1.05 | E1     | 4.3  | 4.4        | 4.5  |
| b      | 0.19            | -    | 0.30 | E      |      | 6.40       |      |
| B1     | 0.19            | 0.22 | 0.25 | е      | 0.65 |            |      |
| С      | 0.09            | -    | 0.20 | L      | 0.45 | 0.6        | 0.75 |



## 5.2. QFN package outline dimensions

Figure 5-2. QFN package outline






Table 5-2. QFN package dimensions

| Cumbal |      | QFN28 |      |     | QFN32 |      |
|--------|------|-------|------|-----|-------|------|
| Symbol | Min  | Тур   | Max  | Min | Тур   | Max  |
| А      | 0.8  | 0.85  | 0.9  | 0.8 | 0.85  | 0.9  |
| A1     | 0    | 0.035 | 0.05 | 0   | 0.035 | 0.05 |
| A2     | -    | 0.65  | 0.67 | -   | 0.65  | 0.67 |
| A3     | -    | 0.203 | -    | -   | 0.203 | -    |
| D      | -    | 4.0   | -    | -   | 5.0   | -    |
| Е      | -    | 4.0   | -    | -   | 5.0   | -    |
| D1     | 2.7  | 2.8   | 2.9  | 3.4 | 3.5   | 3.6  |
| E1     | 2.7  | 2.8   | 2.9  | 3.4 | 3.5   | 3.6  |
| L      | 0.25 | 0.35  | 0.45 | 0.3 | 0.4   | 0.5  |
| е      |      | 0.4   |      | 0.5 |       |      |
| b      | 0.15 | 0.2   | 0.25 | 0.2 | 0.25  | 0.3  |

(Original dimensions are in millimeters)



## 5.3. LQFP package outline dimensions

Figure 5-3. LQFP package outline






Table 5-3. LQFP package dimensions

| 0      |      | LQFP48 |      |      | LQFP64 |      |  |
|--------|------|--------|------|------|--------|------|--|
| Symbol | Min  | Тур    | Max  | Min  | Тур    | Max  |  |
| А      | -    | -      | 1.20 | -    | -      | 1.60 |  |
| A1     | 0.05 | -      | 0.15 | 0.05 | -      | 0.15 |  |
| A2     | 0.95 | 1.00   | 1.05 | 1.35 | 1.40   | 1.45 |  |
| D      | -    | 9.00   | -    | -    | 12.00  | -    |  |
| D1     | -    | 7.00   | -    | -    | 10.00  | -    |  |
| E      | -    | 9.00   | -    | -    | 12.00  | -    |  |
| E1     | -    | 7.00   | -    | -    | 10.00  | -    |  |
| R1     | 0.08 | -      | -    | 0.08 | -      | -    |  |
| R2     | 0.08 | -      | 0.20 | 0.08 | -      | 0.20 |  |
| θ      | 0°   | 3.5°   | 7°   | 0°   | 3.5°   | 7°   |  |
| θ1     | 0°   | -      | -    | 0°   | -      | -    |  |
| θ2     | 11°  | 12°    | 13°  | 11°  | 12°    | 13°  |  |
| θ3     | 11°  | 12°    | 13°  | 11°  | 12°    | 13°  |  |
| С      | 0.09 | -      | 0.20 | 0.09 | -      | 0.20 |  |
| L      | 0.45 | 0.60   | 0.75 | 0.45 | 0.60   | 0.75 |  |
| L1     | -    | 1.00   | -    | -    | 1.00   | -    |  |
| S      | 0.20 | -      | -    | 0.20 | -      | -    |  |
| b      | 0.17 | 0.22   | 0.27 | 0.17 | 0.20   | 0.27 |  |
| е      | -    | 0.50   | -    | -    | 0.50   | -    |  |
| D2     | -    | 5.50   | -    | -    | 7.50   | -    |  |
| E2     | -    | 5.50   | -    | -    | 7.50   | -    |  |
| aaa    |      | 0.20   |      | 0.20 |        |      |  |
| bbb    |      | 0.20   |      |      | 0.20   |      |  |
| CCC    |      | 0.08   |      | 0.08 |        |      |  |

(Original dimensions are in millimeters)



# 6. Ordering information

Table 6-1. Part ordering code for GD32F130xx devices

| Ordering code | Flash (KB) | Package | Package type | Temperature operating range  |
|---------------|------------|---------|--------------|------------------------------|
| GD32F130F4P6  | 16         | TSSOP20 | Green        | Industrial<br>-40°C to +85°C |
| GD32F130F6P6  | 32         | TSSOP20 | Green        | Industrial<br>-40°C to +85°C |
| GD32F130F8P6  | 64         | TSSOP20 | Green        | Industrial<br>-40°C to +85°C |
| GD32F130G4U6  | 16         | QFN28   | Green        | Industrial<br>-40°C to +85°C |
| GD32F130G6U6  | 32         | QFN28   | Green        | Industrial<br>-40°C to +85°C |
| GD32F130G8U6  | 64         | QFN28   | Green        | Industrial<br>-40°C to +85°C |
| GD32F130K4U6  | 16         | QFN32   | Green        | Industrial<br>-40°C to +85°C |
| GD32F130K6U6  | 32         | QFN32   | Green        | Industrial<br>-40°C to +85°C |
| GD32F130K8U6  | 64         | QFN32   | Green        | Industrial<br>-40°C to +85°C |
| GD32F130C4T6  | 16         | LQFP48  | Green        | Industrial<br>-40°C to +85°C |
| GD32F130C6T6  | 32         | LQFP48  | Green        | Industrial<br>-40°C to +85°C |
| GD32F130C8T6  | 64         | LQFP48  | Green        | Industrial<br>-40°C to +85°C |
| GD32F130R8T6  | 64         | LQFP64  | Green        | Industrial<br>-40°C to +85°C |



# 7. Revision history

Table 7-1. Revision history

| Revision No. | Description  | Date         |
|--------------|--|--------------|
| 1.0          | Initial Release  | Mar.8, 2014  |
| 1.1          | Characteristics values updated in <u>Table 4-3. Power</u> <u>consumption characteristics</u>   | Oct.20, 2014 |
| 2.0          | Characteristics of QFN32 package added in <u>Table 2-3.</u> <u>GD32F130R8 LQFP64 pin definitions</u> and <u>Table 5-2. QFN</u> <u>package dimensions</u> | Jan 15, 2015 |
| 2.1          | Characteristics of TSSOP20 package added in <u>Table 2-1.</u> <u>GD32F130xx devices features and peripheral list</u>                                     | Apr 24, 2016 |
| 3.0          | Adapt To New Name Convention   | Jan.24, 2018 |