/
ExternalInterruptArrayPlugin.scala
30 lines (26 loc) · 1.28 KB
/
ExternalInterruptArrayPlugin.scala
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
package vexriscv.plugin
import spinal.core._
import vexriscv.VexRiscv
class ExternalInterruptArrayPlugin(arrayWidth : Int = 32,
machineMaskCsrId : Int = 0xBC0,
machinePendingsCsrId : Int = 0xFC0,
supervisorMaskCsrId : Int = 0x9C0,
supervisorPendingsCsrId : Int = 0xDC0) extends Plugin[VexRiscv]{
var externalInterruptArray : Bits = null
override def setup(pipeline: VexRiscv): Unit = {
externalInterruptArray = in(Bits(arrayWidth bits)).setName("externalInterruptArray")
}
override def build(pipeline: VexRiscv): Unit = {
val csr = pipeline.service(classOf[CsrPlugin])
val externalInterruptArrayBuffer = RegNext(externalInterruptArray)
def gen(maskCsrId : Int, pendingsCsrId : Int, interruptPin : Bool) = new Area {
val mask = Reg(Bits(arrayWidth bits)) init(0)
val pendings = mask & externalInterruptArrayBuffer
interruptPin.setAsDirectionLess() := pendings.orR
csr.rw(maskCsrId, mask)
csr.r(pendingsCsrId, pendings)
}
gen(machineMaskCsrId, machinePendingsCsrId, csr.externalInterrupt)
if(csr.config.supervisorGen) gen(supervisorMaskCsrId, supervisorPendingsCsrId, csr.externalInterruptS)
}
}