Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Function on Clock #43

Closed
Riolaurenti opened this issue Jan 28, 2019 · 2 comments
Closed

Function on Clock #43

Riolaurenti opened this issue Jan 28, 2019 · 2 comments
Assignees
Labels
help wanted Extra attention is needed SoftwareIssue
Projects

Comments

@Riolaurenti
Copy link
Collaborator

#34
Opened separate issue for 'Sequencing'
WIZ------MASTER ---- --- A/B/C/D...

Aim: To control division of incoming OSC clock signals from the Master via Routers to LED's.

Current Objective: Send change function message every 4/8/16/32 beats.
Secondary Objective: Send change function in ratio to CLK#1, eg every 3/4 beats to router A/B.

First steps are to debug IIC on master, check for unwarranted activity when interacting with HC05 and PJON.

@Squatnet
Copy link
Owner

I2C on master was troublesome, Probably due to interrupts.
WizNet sends messages to master via PJON, Seems to work well.

This was referenced Jan 31, 2019
@Squatnet Squatnet added this to In progress in DV2 Jan 31, 2019
@Squatnet Squatnet mentioned this issue Jan 31, 2019
7 tasks
@Squatnet
Copy link
Owner

Move to close this with #50

@kieran-boyle kieran-boyle moved this from In progress to Done in DV2 Mar 5, 2019
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
help wanted Extra attention is needed SoftwareIssue
Projects
DV2
  
Done
Development

No branches or pull requests

3 participants