Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Write a tool to convert an iCE40 .pcf file into a VPR io.place file. #134

Closed
mithro opened this issue Jun 6, 2018 · 1 comment
Closed

Write a tool to convert an iCE40 .pcf file into a VPR io.place file. #134

mithro opened this issue Jun 6, 2018 · 1 comment
Labels
arch-ice40 Issue related to the iCE40 architecture description. good first issue help wanted lang-python Issue uses (or requires) Python language. type-defs Issue is related to pb_type.xml / model.xml files used by Verilog to Routing. type-utils Issues is related to the scripts inside the repo.

Comments

@mithro
Copy link
Contributor

mithro commented Jun 6, 2018

Examples of io.place files;

The process is pretty simple.

  1. Look up the device type.
  2. Convert pin number into X, Y and subblk values.
  3. Convert X / Y coordinates into VPR coordinates (currently just add +1 to each).
@mithro mithro added help wanted good first issue type-defs Issue is related to pb_type.xml / model.xml files used by Verilog to Routing. lang-python Issue uses (or requires) Python language. arch-ice40 Issue related to the iCE40 architecture description. type-utils Issues is related to the scripts inside the repo. labels Jun 6, 2018
@mithro
Copy link
Contributor Author

mithro commented Jun 19, 2018 •
edited

This is now done in #135

@mithro mithro closed this as completed Jun 19, 2018
mkurc-ant referenced this issue in antmicro/f4pga-arch-defs Aug 26, 2020
@tpagarani
Merge pull request #134 from antmicro/techmap_eqn_param
d26ec52 
Added missing EQN parameter to LUT techmaps
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
arch-ice40 Issue related to the iCE40 architecture description. good first issue help wanted lang-python Issue uses (or requires) Python language. type-defs Issue is related to pb_type.xml / model.xml files used by Verilog to Routing. type-utils Issues is related to the scripts inside the repo.
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@mithro