-
Notifications
You must be signed in to change notification settings - Fork 108
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Enhance docs with details on new tiles/primitives addition #1950
Conversation
|
||
The following notes describe in more details the approach required to add new architectures, or enhance an already existing architecture with additional tiles and primitives. | ||
|
||
Adding a new tiles and primitives |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
I'd suggest "Adding a new tiles and primitives".
|
||
This is a VTR-related file which includes a detailed description of the internal logic of the block, as well as its I/O interface. | ||
|
||
More details can be gathered in the [official VTR documentation](https://docs.verilogtorouting.org/en/latest/arch/reference/). |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Since this is RST, the syntax for external links is the following:
`official VTR documentation <https://docs.verilogtorouting.org/en/latest/arch/reference/>`__.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Replaced with an interpshinx ref in a897178.
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
Signed-off-by: Unai Martinez-Corral <umartinezcorral@antmicro.com>
09a3e41
to
52375b2
Compare
52375b2
to
3f8f182
Compare
Signed-off-by: Unai Martinez-Corral <umartinezcorral@antmicro.com>
3f8f182
to
a897178
Compare
Signed-off-by: Alessandro Comodi acomodi@antmicro.com