This repository has been archived by the owner on Jan 28, 2024. It is now read-only.
-
Notifications
You must be signed in to change notification settings - Fork 7
/
clock_sun55iw3.c
431 lines (345 loc) · 8.84 KB
/
clock_sun55iw3.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
/*
* Copyright 2000-2009
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
*
* SPDX-License-Identifier: GPL-2.0+
*/
#include <common.h>
#include <asm/io.h>
#include <asm/arch/cpu.h>
#include <asm/arch/clock.h>
#include <asm/arch/timer.h>
void clock_init_uart(void)
{
struct sunxi_ccm_reg *const ccm =
(struct sunxi_ccm_reg *)SUNXI_CCM_BASE;
/* uart clock source is apb2 */
writel(APB2_CLK_SRC_OSC24M|
APB2_CLK_RATE_N_1|
APB2_CLK_RATE_M(1),
&ccm->apb2_cfg);
clrbits_le32(&ccm->uart_gate_reset,
1 << (CONFIG_CONS_INDEX - 1));
udelay(2);
clrbits_le32(&ccm->uart_gate_reset,
1 << (RESET_SHIFT + CONFIG_CONS_INDEX - 1));
udelay(2);
/* deassert uart reset */
setbits_le32(&ccm->uart_gate_reset,
1 << (RESET_SHIFT + CONFIG_CONS_INDEX - 1));
/* open the clock for uart */
setbits_le32(&ccm->uart_gate_reset,
1 << (CONFIG_CONS_INDEX - 1));
}
static int clk_get_pll_para(struct core_pll_freq_tbl *factor, int pll_clk)
{
int index;
index = pll_clk / 24;
factor->FactorP = 0;
factor->FactorN = (index - 1);
factor->FactorM = 0;
return 0;
}
int clock_set_corepll(int frequency)
{
unsigned int reg_val = 0;
struct sunxi_ccm_reg *const ccm =
(struct sunxi_ccm_reg *)SUNXI_CCM_BASE;
struct core_pll_freq_tbl pll_factor;
if (frequency == clock_get_corepll())
return 0;
/* switch to 24M*/
reg_val = readl(&ccm->cpu_axi_cfg);
reg_val &= ~(0x03 << 24);
writel(reg_val, &ccm->cpu_axi_cfg);
__udelay(20);
/*pll output disable*/
reg_val = readl(&ccm->pll1_cfg);
reg_val &= ~(0x01 << 31);
writel(reg_val, &ccm->pll1_cfg);
/*get config para form freq table*/
clk_get_pll_para(&pll_factor, frequency);
reg_val = readl(&ccm->pll1_cfg);
reg_val &= ~((0x03 << 16) | (0xff << 8) | (0x03 << 0));
reg_val |= (pll_factor.FactorP << 16) | (pll_factor.FactorN << 8) | (pll_factor.FactorM << 0) ;
writel(reg_val, &ccm->pll1_cfg);
__udelay(20);
/*enable lock*/
reg_val = readl(&ccm->pll1_cfg);
reg_val |= (0x1 << 29);
writel(reg_val, &ccm->pll1_cfg);
/*enable pll*/
reg_val = readl(&ccm->pll1_cfg);
reg_val |= (0x1 << 31);
writel(reg_val, &ccm->pll1_cfg);
#ifndef FPGA_PLATFORM
do {
reg_val = readl(&ccm->pll1_cfg);
} while (!(reg_val & (0x1 << 28)));
#endif
/*disable lock*/
reg_val = readl(&ccm->pll1_cfg);
reg_val &= ~(0x1 << 29);
writel(reg_val, &ccm->pll1_cfg);
/* switch clk src to COREPLL*/
reg_val = readl(&ccm->cpu_axi_cfg);
reg_val &= ~(0x03 << 24);
reg_val |= (0x03 << 24);
writel(reg_val, &ccm->cpu_axi_cfg);
return 0;
}
uint clock_get_pll6(void)
{
struct sunxi_ccm_reg *const ccm =
(struct sunxi_ccm_reg *)SUNXI_CCM_BASE;
uint reg_val;
uint factor_n, factor_m0, factor_m1, pll6;
reg_val = readl(&ccm->pll6_cfg);
factor_n = ((reg_val >> 8) & 0xff) + 1;
factor_m0 = ((reg_val >> 0) & 0x01) + 1;
factor_m1 = ((reg_val >> 1) & 0x01) + 1;
pll6 = (24 * factor_n /factor_m0/factor_m1)>>1;
return pll6;
}
uint clock_get_corepll(void)
{
struct sunxi_ccm_reg *const ccm =
(struct sunxi_ccm_reg *)SUNXI_CCM_BASE;
unsigned int reg_val;
int div_m, div_p;
int factor_n;
int clock, clock_src;
reg_val = readl(&ccm->cpu_axi_cfg);
clock_src = (reg_val >> 24) & 0x03;
switch (clock_src) {
case 0://OSC24M
clock = 24;
break;
case 1://RTC32K
clock = 32/1000 ;
break;
case 2://RC16M
clock = 16;
break;
case 3://PLL_CPUX
reg_val = readl(&ccm->pll1_cfg);
div_p = 1<<((reg_val >>16) & 0x3);
factor_n = ((reg_val >> 8) & 0xff) + 1;
div_m = ((reg_val >> 0) & 0x3) + 1;
clock = 24*factor_n/div_m/div_p;
break;
default:
return 0;
}
return clock;
}
uint clock_get_axi(void)
{
struct sunxi_ccm_reg *const ccm =
(struct sunxi_ccm_reg *)SUNXI_CCM_BASE;
unsigned int reg_val = 0;
int factor = 0;
int clock = 0;
reg_val = readl(&ccm->cpu_axi_cfg);
factor = ((reg_val >> 0) & 0x03) + 1;
clock = clock_get_corepll()/factor;
return clock;
}
uint clock_get_ahb(void)
{
struct sunxi_ccm_reg *const ccm =
(struct sunxi_ccm_reg *)SUNXI_CCM_BASE;
unsigned int reg_val = 0;
int factor_m = 0, factor_n = 0;
int clock = 0;
int src = 0, src_clock = 0;
reg_val = readl(&ccm->psi_ahb1_ahb2_cfg);
src = (reg_val >> 24)&0x3;
factor_m = ((reg_val >> 0) & 0x03) + 1;
factor_n = 1<< ((reg_val >> 8) & 0x03);
switch (src) {
case 0://OSC24M
src_clock = 24;
break;
case 1://CCMU_32K
src_clock = 32/1000;
break;
case 2: //RC16M
src_clock = 16;
break;
case 3://PLL_PERI0(1X)
src_clock = clock_get_pll6();
break;
default:
return 0;
}
clock = src_clock/factor_m/factor_n;
return clock;
}
uint clock_get_apb1(void)
{
struct sunxi_ccm_reg *const ccm =
(struct sunxi_ccm_reg *)SUNXI_CCM_BASE;
unsigned int reg_val = 0;
int src = 0, src_clock = 0;
int clock = 0, factor_m = 0, factor_n = 0;
reg_val = readl(&ccm->apb1_cfg);
factor_m = ((reg_val >> 0) & 0x03) + 1;
factor_n = 1<<((reg_val >> 8) & 0x03);
src = (reg_val >> 24)&0x3;
switch (src) {
case 0://OSC24M
src_clock = 24;
break;
case 1://CCMU_32K
src_clock = 32/1000;
break;
case 2: //PSI
src_clock = clock_get_ahb();
break;
case 3://PLL_PERI0(1X)
src_clock = clock_get_pll6();
break;
default:
return 0;
}
clock = src_clock/factor_m/factor_n;
return clock;
}
uint clock_get_apb2(void)
{
struct sunxi_ccm_reg *const ccm =
(struct sunxi_ccm_reg *)SUNXI_CCM_BASE;
unsigned int reg_val = 0;
int clock = 0, factor_m = 0, factor_n = 0;
int src = 0, src_clock = 0;
reg_val = readl(&ccm->apb2_cfg);
src = (reg_val >> 24)&0x3;
factor_m = ((reg_val >> 0) & 0x03) + 1;
factor_n = ((reg_val >> 8) & 0x03) + 1;
switch (src) {
case 0://OSC24M
src_clock = 24;
break;
case 1://CCMU_32K
src_clock = 32/1000;
break;
case 2: //PSI
src_clock = clock_get_ahb();
break;
case 3: //PSI
src_clock = clock_get_pll6();
break;
default:
return 0;
}
clock = src_clock/factor_m/factor_n;
return clock;
}
uint clock_get_mbus(void)
{
struct sunxi_ccm_reg *const ccm =
(struct sunxi_ccm_reg *)SUNXI_CCM_BASE;
unsigned int reg_val;
unsigned int src = 0, clock = 0, div = 0;
reg_val = readl(&ccm->mbus_cfg);
//get src
src = (reg_val >> 24)&0x3;
//get div M, the divided clock is divided by M+1
div = (reg_val&0x3) + 1;
switch (src) {
case 0://src is OSC24M
clock = 24;
break;
case 1://src is pll_periph0(1x)/2
clock = clock_get_pll6()*2;
break;
case 2://src is pll_ddr0 --not set in boot
clock = 0;
break;
case 3://src is pll_ddr1 --not set in boot
clock = 0;
break;
}
clock = clock/div;
return clock;
}
int usb_open_clock(void)
{
//disable otg clk gating and reset
clrbits_le32(SUNXI_CCM_BASE + 0xA8C,
(0x01 << 5) | (0x01 << 8) | (0x01 << 21) | (0x1 << 24));
udelay(50);
//disable phy clk gating and reset
clrbits_le32(SUNXI_CCM_BASE + 0xA70, (0x01 << 29)|(0x1 << 30));
udelay(50);
setbits_le32(SUNXI_CCM_BASE + 0xA8C, (0x01 << 24) | (0x01 << 21));
udelay(50);
//enable otg clk gating
setbits_le32(SUNXI_CCM_BASE + 0xA8C, (0x01 << 8) | (0x01 << 5));
udelay(50);
//USB0 Clock Reg
//bit30: USB PHY0 reset
//Bit29: Gating Special Clk for USB PHY0
setbits_le32(SUNXI_CCM_BASE + 0xA70, (0x01 << 29));
udelay(50);
setbits_le32(SUNXI_CCM_BASE + 0xA70, (0x01 << 30));
//USB1 Clock Reg
//bit30: USB PHY1 reset
//Bit29: Gating Special Clk for USB PHY1
setbits_le32(SUNXI_CCM_BASE + 0xA74, (0x01 << 29));
udelay(50);
setbits_le32(SUNXI_CCM_BASE + 0xA74, (0x01 << 30));
udelay(50);
clrbits_le32(SUNXI_EHCI1_BASE + 0x810, (0x01 << 3));
setbits_le32(SUNXI_USBOTG_BASE + 0x420, (0x01 << 0));
__msdelay(1);
return 0;
}
int usb_close_clock(void)
{
/* AHB reset */
clrbits_le32(SUNXI_CCM_BASE + 0xA8C, (0x01 << 24) | (0x01 << 21));
__msdelay(1);
clrbits_le32(SUNXI_CCM_BASE + 0xA8C, (0x01 << 8) | (0x01 << 5));
__msdelay(1);
clrbits_le32(SUNXI_CCM_BASE + 0xA70, (1 << 29) | (1 << 30));
__msdelay(1);
clrbits_le32(SUNXI_CCM_BASE + 0xA74, (1 << 29) | (1 << 30));
__msdelay(1);
return 0;
}
int sunxi_set_sramc_mode(void)
{
u32 reg_val;
struct sunxi_ccm_reg *const ccm =
(struct sunxi_ccm_reg *)SUNXI_CCM_BASE;
/* SRAM Area C 128K Bytes Configuration by AHB ,default map to VE*/
reg_val = readl(SUNXI_SRAMC_BASE);
reg_val &= ~(0x7FFFFFFF);
writel(reg_val, SUNXI_SRAMC_BASE);
/* VE SRAM:set sram to normal mode, default boot mode */
reg_val = readl(SUNXI_SRAMC_BASE + 0X0004);
reg_val &= ~(0x1 << 24);
writel(reg_val, SUNXI_SRAMC_BASE + 0X0004);
/* VE gating&VE Bus Reset :brom set them, but not require now */
reg_val = readl(&ccm->ve_clk_cfg);
reg_val &= ~(0x1 << 0);
reg_val &= ~(0x1 << 16);
writel(reg_val, &ccm->ve_clk_cfg);
/* DE gating&DE Bus Reset :brom set them, but not require now */
reg_val = readl(&ccm->de_clk_cfg);
reg_val &= ~(0x1 << 0);
reg_val &= ~(0x1 << 16);
writel(reg_val, &ccm->de_clk_cfg);
return 0;
}
int sunxi_get_active_boot0_id(void)
{
uint32_t val = *(uint32_t *)(SUNXI_RTC_BASE + 0x304);
if (val & (1 << 15)) {
return (val >> 8) & 0x7;
} else {
return (val >> 24) & 0x7;
}
}