/
imx6dl-seco_A62-lvds15.dts
68 lines (59 loc) · 1.23 KB
/
imx6dl-seco_A62-lvds15.dts
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
/*
* Copyright 2013 Freescale Semiconductor, Inc.
* Copyright 2015 Aidilab, Srl.
*
* The code contained herein is licensed under the GNU General Public
* License. You may obtain a copy of the GNU General Public License
* Version 2 or later at the following locations:
*
* http://www.opensource.org/licenses/gpl-license.html
* http://www.gnu.org/copyleft/gpl.html
*/
/dts-v1/;
#include "imx6dl.dtsi"
#include "imx6qdl-seco_A62.dtsi"
/ {
model = "SECO i.MX6 DualLite SBC (A62) Board";
compatible = "fsl,imx6dl-SBC_A62", "fsl,imx6dl";
regulators {
reg_lcd0_pwr: regulator@3 {
status = "okay";
};
};
backlight {
status = "okay";
};
};
&mxcfb1 {
interface_pix_fmt = "RGB24";
mode_str ="LDB-1366x768";
status = "okay";
};
&mxcfb2 {
status = "disable";
};
&ldb {
status = "okay";
lvds-channel@0 {
status = "okay";
fsl,data-width = <24>;
crtc = "ipu2-di0";
display-timings {
native-mode = <&timing0>;
timing0: LDB-1366x768 {
clock-frequency = <72000000>;
hactive = <1368>;
vactive = <768>;
hback-porch = <93>;
hfront-porch = <33>;
vback-porch = <22>;
vfront-porch = <7>;
hsync-len = <40>;
vsync-len = <4>;
};
};
};
lvds-channel@1 {
crtc = "ipu2-di1";
};
};