Hyperlinked Summary of Predictive Models

- Multiple fingers cannot be set for MOSFET when using the PTM model; multiplier can be used instead.
- Write *simulator lang = spice* at top of the .pm (model) file to simulate.

Developer	Layout availability	Device type	Device flavors	Technology node (nm)	Latest Release Version
Nanoscale Integration & Modeling group @ ASU (PTM)	No	Bulk CMOS	-	<u>130</u> , <u>90</u> , <u>65</u>	1.0
			HP (High-Performance)	<u>45</u> , <u>32</u> , <u>22</u> , <u>16</u>	2.1
			LP (Low-Power)	<u>45</u> , <u>32</u> , <u>22</u> , <u>16</u>	2.1
		Multi-gate transistors	HP (High-Performance)	NMOS: <u>20</u> , <u>16</u> , <u>14</u> , <u>10</u> , <u>7</u>	-
				PMOS: <u>20</u> , <u>16</u> , <u>14</u> , <u>10</u> , <u>7</u>	
			LSTP (Low-Standby Power)	NMOS: <u>20</u> , <u>16</u> , <u>14</u> , <u>10</u> , <u>7</u>	-
				PMOS: <u>20</u> , <u>16</u> , <u>14</u> , <u>10</u> , <u>7</u>	
ASU + ARM collaboration (ASAP)*	Yes	Multi-gate transistors	4 threshold voltage, 3 corner	7	1.6

^{*} downloading requires registration with academic email.