New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Simulate VHDL configurations #179
Comments
First of all configurations would need to be able to be considered as runnable test bench top levels which they are not today. After that it would make sense to add a Python method you describe. |
I would also be interested in this functionality -- to have a configuration be a runnable top level for VUnit. |
I have been trying to figure out if there is a work-around for this issue. I thought you might be able to make a wrapper testbench and instantiate a desired "top level" testbench configuration in the architecture of the wrapper. But the problem then is that I do not know how to get the runner_cfg from the testbench wrapper generics to push down through the instantiated configuration. |
Hi Josh, |
The work around for this would be to create a wrapper test bench and use the scan_tests_from_file public method. |
Implemented by #951 |
There's currently a "entity" method in the library class, which I use to get a test handle
tb_vunit = lib.entity("tb_vunit")
test = tb_vunit.test("Test")
I have examples of a single VHDL test entity with 2 VHDL configurations defining 2 different tests, and so I'd to use a library "configuration" method to access each configuration and hence the test handle for each configuration.
Is this possible in a future release?
The text was updated successfully, but these errors were encountered: