We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
resizer.write(0x10, old_height) resizer.write(0x18, old_width) resizer.write(0x20, new_height) resizer.write(0x28, new_width)
def run_kernel(): dma.sendchannel.transfer(in_buffer) dma.recvchannel.transfer(out_buffer) resizer.write(0x00,0x81) # start dma.sendchannel.wait() dma.recvchannel.wait() 其中的 resizer.write(0x00,0x81) # start这条指令,(0x00,0x81)代表什么意思,从哪里可以得到它的地址呢?
若换成其他IP核怎么看它的地址?
The text was updated successfully, but these errors were encountered:
The relevant information is wrapped in the HLS IP comment:
https://github.com/Xilinx/PYNQ-HelloWorld/blob/3f7c97c2944c90abb0dd6e0101edd90ee7e6b8ca/boards/ip/xilinx_com_hls_resize_accel_1_0/hdl/verilog/resize_accel_AXILiteS_s_axi.v
Look for line 47 - 53.
Sorry, something went wrong.
No branches or pull requests
resizer.write(0x10, old_height)
resizer.write(0x18, old_width)
resizer.write(0x20, new_height)
resizer.write(0x28, new_width)
def run_kernel():
dma.sendchannel.transfer(in_buffer)
dma.recvchannel.transfer(out_buffer)
resizer.write(0x00,0x81) # start
dma.sendchannel.wait()
dma.recvchannel.wait()
其中的 resizer.write(0x00,0x81) # start这条指令,(0x00,0x81)代表什么意思,从哪里可以得到它的地址呢?
若换成其他IP核怎么看它的地址?
The text was updated successfully, but these errors were encountered: