-
Notifications
You must be signed in to change notification settings - Fork 153
/
example.cpp
67 lines (60 loc) · 2.28 KB
/
example.cpp
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
/*
* Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
* Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#include "example.h"
/// Reads from in_stream and in_counts, Write to out_memory
void streamtoparallelwithburst(hls::stream<data>& in_stream,
hls::stream<int>& in_counts,
ap_uint<64>* out_memory) {
data in_val;
do {
int count = in_counts.read();
for (int i = 0; i < count; ++i) {
#pragma HLS PIPELINE
in_val = in_stream.read();
out_memory[i] = in_val.data_filed;
}
out_memory += count;
} while (!in_val.last);
}
void getinstream(hls::stream<trans_pkt>& in_stream,
hls::stream<data>& out_stream, hls::stream<int>& out_counts) {
int count = 0;
trans_pkt in_val;
do {
#pragma HLS PIPELINE
in_val = in_stream.read();
data out_val = {in_val.data, in_val.last};
out_stream.write(out_val);
count++;
if (count >= MAX_BURST_LENGTH || in_val.last) {
out_counts.write(count);
count = 0;
}
} while (!in_val.last);
}
void example(hls::stream<trans_pkt>& inStreamTop, ap_uint<64> outTop[1024]) {
#pragma HLS INTERFACE axis register_mode = both register port = inStreamTop
#pragma HLS INTERFACE m_axi max_write_burst_length = 256 latency = 10 depth = \
1024 bundle = gmem0 port = outTop
#pragma HLS INTERFACE s_axilite port = outTop bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control
#pragma HLS DATAFLOW
hls::stream<data, DATA_DEPTH> buf;
hls::stream<int, COUNT_DEPTH> count;
getinstream(inStreamTop, buf, count);
streamtoparallelwithburst(buf, count, outTop);
}