/
STM32H750VBT6.lib
116 lines (116 loc) · 4.46 KB
/
STM32H750VBT6.lib
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# STM32H750VBT6
#
DEF STM32H750VBT6 U 0 40 Y Y 1 F N
F0 "U" -50 2950 50 H V C CNN
F1 "STM32H750VBT6" -50 3050 50 H V C CNN
F2 "MODULE" -50 3350 50 H I C CNN
F3 "DOCUMENTATION" -50 3250 50 H I C CNN
DRAW
S -800 -2900 700 2900 1 0 0 N
X PE2 1 -1100 1600 300 R 50 50 1 1 B
X VSS 10 1000 -2750 300 L 50 50 1 1 W
X VDD 100 1000 -1300 300 L 50 50 1 1 W
X VDD 11 1000 -1800 300 L 50 50 1 1 W
X RCC_OSC_IN 12 1000 2200 300 L 50 50 1 1 B
X RCC_OSC_OUT 13 1000 2100 300 L 50 50 1 1 O
X NRST 14 1000 2750 300 L 50 50 1 1 B
X ADC1_INP10 15 -1100 2700 300 R 50 50 1 1 B
X ETH_MDC 16 1000 1500 300 L 50 50 1 1 B
X ADC3_INP0 17 -1100 2600 300 R 50 50 1 1 B
X ADC3_INP1 18 -1100 2500 300 R 50 50 1 1 B
X VSSA 19 1000 -2650 300 L 50 50 1 1 W
X PE3 2 -1100 1500 300 R 50 50 1 1 B
X VREF+ 20 -1100 2800 300 R 50 50 1 1 B
X VDDA 21 1000 -1700 300 L 50 50 1 1 W
X ADC1_INP16 22 -1100 2400 300 R 50 50 1 1 B
X ETH_REF_CLK 23 1000 1400 300 L 50 50 1 1 B C
X ETH_MDIO 24 1000 1300 300 L 50 50 1 1 B
X ADC1_INP15 25 -1100 2300 300 R 50 50 1 1 B
X VSS 26 1000 -2550 300 L 50 50 1 1 W
X VDD 27 1000 -1600 300 L 50 50 1 1 W
X DAC1_OUT1 28 -1100 1800 300 R 50 50 1 1 O
X DAC1_OUT2 29 -1100 1900 300 R 50 50 1 1 O
X PE4 3 -1100 1400 300 R 50 50 1 1 B
X ADC1_INP3 30 -1100 2200 300 R 50 50 1 1 B
X ETH_CRS_DV 31 1000 1200 300 L 50 50 1 1 B
X ETH_RXD0 32 1000 1100 300 L 50 50 1 1 B
X ETH_RXD1 33 1000 1000 300 L 50 50 1 1 B
X ADC1_INP9 34 -1100 2100 300 R 50 50 1 1 B
X ADC1_INP5 35 -1100 2000 300 R 50 50 1 1 B
X QUADSPI_CLK 36 1000 -100 300 L 50 50 1 1 B C
X QUADSPI_BK2_IO0 37 1000 -200 300 L 50 50 1 1 B
X QUADSPI_BK2_IO1 38 1000 -300 300 L 50 50 1 1 B
X QUADSPI_BK2_IO2 39 1000 -400 300 L 50 50 1 1 B
X PE5 4 -1100 1300 300 R 50 50 1 1 B
X QUADSPI_BK2_IO3 40 1000 -500 300 L 50 50 1 1 B
X SPI4_NSS 41 -1100 150 300 R 50 50 1 1 B
X SPI4_SCK 42 -1100 50 300 R 50 50 1 1 B
X SPI4_MISO 43 -1100 -50 300 R 50 50 1 1 B
X SPI4_MOSI 44 -1100 -150 300 R 50 50 1 1 B
X PE15 45 -1100 1000 300 R 50 50 1 1 B
X PB10 46 -1100 900 300 R 50 50 1 1 B
X ETH_TX_EN 47 1000 900 300 L 50 50 1 1 B
X VCAP1 48 1000 -1950 300 L 50 50 1 1 B
X VSS 49 1000 -2450 300 L 50 50 1 1 W
X PE6 5 -1100 1200 300 R 50 50 1 1 B
X VDD 50 1000 -1500 300 L 50 50 1 1 W
X ETH_TXD0 51 1000 800 300 L 50 50 1 1 B
X ETH_TXD1 52 1000 700 300 L 50 50 1 1 B
X USB_OTG_HS_DM 53 1000 500 300 L 50 50 1 1 B
X USB_OTG_HS_DP 54 1000 400 300 L 50 50 1 1 B
X USART3_TX 55 -1100 -250 300 R 50 50 1 1 B
X USART3_RX 56 -1100 -350 300 R 50 50 1 1 B
X PD10 57 -1100 800 300 R 50 50 1 1 B
X PD11 58 -1100 700 300 R 50 50 1 1 B
X I2C4_SCL 59 -1100 -450 300 R 50 50 1 1 B
X VBAT 6 1000 -1200 300 L 50 50 1 1 B
X I2C4_SDA 60 -1100 -550 300 R 50 50 1 1 B
X PD14 61 -1100 600 300 R 50 50 1 1 B
X PD15 62 -1100 500 300 R 50 50 1 1 B
X USART6_TX 63 -1100 -650 300 R 50 50 1 1 B
X USART6_RX 64 -1100 -750 300 R 50 50 1 1 B
X SDMMC1_D0 65 1000 -850 300 L 50 50 1 1 B
X I2C3_SDA 66 -1100 -850 300 R 50 50 1 1 B
X I2C3_SCL 67 -1100 -950 300 R 50 50 1 1 B
X USART1_TX 68 -1100 -1050 300 R 50 50 1 1 B
X USART1_RX 69 -1100 -1150 300 R 50 50 1 1 B
X PC13 7 -1100 1100 300 R 50 50 1 1 B
X USB_OTG_FS_DM 70 1000 200 300 L 50 50 1 1 B
X USB_OTG_FS_DP 71 1000 100 300 L 50 50 1 1 B
X SYS_JTMS-SWDIO 72 1000 2500 300 L 50 50 1 1 B
X VCAP2 73 1000 -2050 300 L 50 50 1 1 B
X VSS 74 1000 -2350 300 L 50 50 1 1 W
X VDD 75 1000 -1400 300 L 50 50 1 1 W
X SYS_JTCK-SWCLK 76 1000 2400 300 L 50 50 1 1 B C
X UART4_DE 77 -1100 -1250 300 R 50 50 1 1 B
X PC10 78 -1100 400 300 R 50 50 1 1 B
X QUADSPI_BK2_NCS 79 1000 -600 300 L 50 50 1 1 B
X RCC_OSC32_IN 8 1000 1900 300 L 50 50 1 1 B
X SDMMC1_CK 80 1000 -950 300 L 50 50 1 1 B
X UART4_RX 81 -1100 -1350 300 R 50 50 1 1 B
X UART4_TX 82 -1100 -1450 300 R 50 50 1 1 B
X SDMMC1_CMD 83 1000 -1050 300 L 50 50 1 1 B
X USART2_CTS_NSS 84 -1100 -1550 300 R 50 50 1 1 B
X USART2_RTS 85 -1100 -1650 300 R 50 50 1 1 B
X USART2_TX 86 -1100 -1750 300 R 50 50 1 1 B
X USART2_RX 87 -1100 -1850 300 R 50 50 1 1 B
X PD7 88 -1100 300 300 R 50 50 1 1 B
X SPI3_SCK 89 -1100 -1950 300 R 50 50 1 1 B
X RCC_OSC32_OUT 9 1000 1800 300 L 50 50 1 1 O
X SPI3_MISO 90 -1100 -2050 300 R 50 50 1 1 B
X SPI3_MOSI 91 -1100 -2150 300 R 50 50 1 1 B
X I2C1_SCL 92 -1100 -2250 300 R 50 50 1 1 B
X I2C1_SDA 93 -1100 -2350 300 R 50 50 1 1 B
X BOOT0 94 1000 2650 300 L 50 50 1 1 B
X FDCAN1_RX 95 -1100 -2450 300 R 50 50 1 1 B
X FDCAN1_TX 96 -1100 -2550 300 R 50 50 1 1 B
X UART8_RX 97 -1100 -2650 300 R 50 50 1 1 B
X UART8_TX 98 -1100 -2750 300 R 50 50 1 1 B
X VSS 99 1000 -2250 300 L 50 50 1 1 W
ENDDRAW
ENDDEF
#
#End Library