/
cortex-m3-regs.h
173 lines (167 loc) · 4.54 KB
/
cortex-m3-regs.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
/**
* stm32tpl -- STM32 C++ Template Peripheral Library
*
* Copyright (c) 2011-2014 Anton B. Gusev aka AHTOXA
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to deal
* in the Software without restriction, including without limitation the rights
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
* copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
* THE SOFTWARE.
*
*
* @file : cortex-m3-regs.h
* @description : Wrapper classes for some Cortex-M3 core registers.
* created on : 05.05.2011
*
*/
#ifndef STM32TPL_CORTEX_M3_REGS_H_INCLUDED
#define STM32TPL_CORTEX_M3_REGS_H_INCLUDED
/**
* main stack pointer (MSP)
*/
struct RegisterMSP
{
uint32_t operator=(uint32_t value) {
__asm__ __volatile__ (
"MSR MSP, %[val] \n\t"
: /* output */
: [val]"r" (value) /* input */
:"memory" /* clobbers */
);
return value;
}
operator uint32_t() {
uint32_t res;
__asm__ __volatile__ (
"MRS %[result], MSP \n\t"
: [result] "=r"(res) /* output */
);
return res;
}
void operator|=(uint32_t value) {
uint32_t temp;
__asm__ __volatile__ (
"MRS %[tmp], MSP \n\t"
"ORR %[tmp], %[tmp], %[val] \n\t"
"MSR MSP, %[tmp] \n\t"
:[tmp]"+r" (temp) /* output */
:[val]"r" (value) /* input */
:"memory" /* clobbers */
);
}
void operator&=(uint32_t value) {
uint32_t temp;
__asm__ __volatile__ (
"MRS %[tmp], MSP \n\t"
"AND %[tmp], %[tmp], %[val] \n\t"
"MSR MSP, %[tmp] \n\t"
:[tmp]"+r" (temp) /* output */
:[val]"r" (value) /* input */
:"memory" /* clobbers */
);
}
};
/**
* Process stack pointer (PSP)
*/
struct RegisterPSP
{
uint32_t operator=(uint32_t value) {
__asm__ __volatile__ (
"MSR PSP, %[val] \n\t"
: /* output */
: [val]"r" (value) /* input */
:"memory" /* clobbers */
);
return value;
}
operator uint32_t() {
uint32_t res;
__asm__ __volatile__ (
"MRS %[result], PSP \n\t"
: [result] "=r"(res) /* output */
);
return res;
}
void operator|=(uint32_t value) {
uint32_t temp;
__asm__ __volatile__ (
"MRS %[tmp], PSP \n\t"
"ORR %[tmp], %[tmp], %[val] \n\t"
"MSR PSP, %[tmp] \n\t"
:[tmp]"+r" (temp) /* output */
:[val]"r" (value) /* input */
:"memory" /* clobbers */
);
}
void operator&=(uint32_t value) {
uint32_t temp;
__asm__ __volatile__ (
"MRS %[tmp], PSP \n\t"
"AND %[tmp], %[tmp], %[val] \n\t"
"MSR PSP, %[tmp] \n\t"
:[tmp]"+r" (temp) /* output */
:[val]"r" (value) /* input */
:"memory" /* clobbers */
);
}
};
/**
* CONTROL register (CONTROL)
*/
struct RegisterCONTROL
{
uint32_t operator=(uint32_t value) {
__asm__ __volatile__ (
"MSR CONTROL, %[val] \n\t"
: /* output */
: [val]"r" (value) /* input */
:"memory" /* clobbers */
);
return value;
}
operator uint32_t() {
uint32_t res;
__asm__ __volatile__ (
"MRS %[result], CONTROL \n\t"
: [result] "=r"(res) /* output */
);
return res;
}
void operator|=(uint32_t value) {
uint32_t temp;
__asm__ __volatile__ (
"MRS %[tmp], CONTROL \n\t"
"ORR %[tmp], %[tmp], %[val] \n\t"
"MSR CONTROL, %[tmp] \n\t"
:[tmp]"+r" (temp) /* output */
:[val]"r" (value) /* input */
:"memory" /* clobbers */
);
}
void operator&=(uint32_t value) {
uint32_t temp;
__asm__ __volatile__ (
"MRS %[tmp], CONTROL \n\t"
"AND %[tmp], %[tmp], %[val] \n\t"
"MSR CONTROL, %[tmp] \n\t"
:[tmp]"+r" (temp) /* output */
:[val]"r" (value) /* input */
:"memory" /* clobbers */
);
}
};
#endif // STM32TPL_CORTEX_M3_REGS_H_INCLUDED