Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Rework peripheral addresses #26

Open
rroohhh opened this issue Aug 6, 2021 · 0 comments
Open

Rework peripheral addresses #26

rroohhh opened this issue Aug 6, 2021 · 0 comments

Comments

@rroohhh
Copy link
Member

rroohhh commented Aug 6, 2021

To simplify code and reduce the possibility for bugs, we want to rework the way addresses and the memorymap works.

  1. Addresses should be in units of the bus word size, this means 32bits for both AXI and JTAG
  2. This means a logical to physical conversion routine is needed for things like the HardwareProxy (and vice versa)
  3. This means now all unaligned memory accesses are impossible
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant