-
Notifications
You must be signed in to change notification settings - Fork 0
/
GeneratorTB.vhd.bak
59 lines (42 loc) · 1.09 KB
/
GeneratorTB.vhd.bak
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY GeneratorTB IS
END GeneratorTB;
ARCHITECTURE behavior OF GeneratorTB IS
-- Component Declaration for the Unit Under Test (UUT)
COMPONENT Generator
PORT(
CLK_100MHz : IN std_logic;
dout : OUT std_logic_vector(13 downto 0)
);
END COMPONENT;
--Inputs
signal CLK_100MHz : std_logic := '0';
--Outputs
signal dout : std_logic_vector(13 downto 0);
-- Clock period definitions
constant CLK_100MHz_period : time := 10 ns;
BEGIN
-- Instantiate the Unit Under Test (UUT)
uut: Generator PORT MAP (
CLK_100MHz => CLK_100MHz,
dout => dout
);
-- Clock process definitions
CLK_100MHzP_process :process
begin
CLK_100MHz <= '0';
wait for CLK_100MHz_period/2;
CLK_100MHz <= '1';
wait for CLK_100MHz_period/2;
end process;
-- Stimulus process
stim_proc: process
begin
-- hold reset state for 100 ns.
--wait for 100 ns;
--wait for CLK_100MHzP_period*10;
-- insert stimulus here
wait;
end process;
END;