forked from jadonk/cape-firmware
-
Notifications
You must be signed in to change notification settings - Fork 27
/
TT3201-001-01.dts
133 lines (108 loc) · 3.16 KB
/
TT3201-001-01.dts
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
/*
* Copyright (C) 2013 Tower Technologies
* Written by Alessandro Zummo <a.zummo@towertech.it>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*/
/dts-v1/;
/plugin/;
/ {
compatible = "ti,beaglebone", "ti,beaglebone-black";
part-number = "TT3201-001";
version = "01";
/* state the resources this cape uses */
exclusive-use =
/* the pin header uses */
"P9.27", /* spi irq: gpio3_19 */
"P9.25", /* spi irq: gpio3_21 */
"P9.31", /* spi: spi1_sclk */
"P9.29", /* spi: spi1_d0 */
"P9.30", /* spi: spi1_d1 */
"P9.28", /* spi: spi1_cs0 */
"P9.42", /* spi: spi1_cs1 */
"P9.26", /* dcan1: dcan1_tx */
"P9.24", /* dcan1: dcan1_rx */
/* the hardware IP uses */
"gpio3_19",
"gpio3_21",
"spi1",
"dcan1";
fragment@0 {
target = <&am33xx_pinmux>;
__overlay__ {
bone_tt3201_dcan1_pins: bone_tt3201_dcan1_pins {
pinctrl-single,pins = <
0x180 0x02 /* uart1_rxd.d_can1_tx", OUTPUT | MODE2 */
0x184 0x32 /* uart1_txd.d_can1_rx", INPUT_PULLUP | MODE2 */
>;
};
bone_tt3201_spi1_pins: pinmux_bone_tt3201_spi1_pins {
pinctrl-single,pins = <
0x190 0x33 /* mcasp0_aclkx.spi1_sclk, RX_ENABLED | PULLUP | MODE3 */
0x194 0x33 /* mcasp0_fsx.spi1_d0, RX_ENABLED | PULLUP | MODE3 */
0x198 0x13 /* mcasp0_axr0.spi1_d1, OUTPUT_PULLUP | MODE3 */
0x19c 0x13 /* mcasp0_ahclkr.spi1_cs0, OUTPUT_PULLUP | MODE3 */
0x164 0x12 /* ecap0_in_pwm0_out.spi1_cs1, OUTPUT_PULLUP | MODE2 */
>;
};
bone_tt3201_mcp2515_0_pins: pinmux_bone_tt3201_0_mcp2515_pins {
pinctrl-single,pins = <
0x1a4 0x37 /* mcasp0_fsr.gpio3_19, RX_ENABLED | PULLUP | MODE7 */
>;
};
bone_tt3201_mcp2515_1_pins: pinmux_bone_tt3201_1_mcp2515_pins {
pinctrl-single,pins = <
0x1ac 0x37 /* mcasp0_ahclkx.gpio3_21, RX_ENABLED | PULLUP | MODE7 */
>;
};
};
};
fragment@1 {
target = <&spi1>;
__overlay__ {
#address-cells = <1>;
#size-cells = <0>;
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&bone_tt3201_spi1_pins>;
cs-gpios = <&gpio4 17 0>, <&gpio1 7 0>;
mcp2515@0 {
compatible = "microchip,mcp2515";
reg = <1>; /* cs1 */
mode = <0>;
spi-max-frequency = <10000000>;
pinctrl-names = "default";
pinctrl-0 = <&bone_tt3201_mcp2515_1_pins>;
interrupt-parent = <&gpio4>;
interrupts = <21>;
mcp251x,oscillator-frequency = <16000000>;
mcp251x,irq-gpios = <&gpio4 21 0>;
mcp251x,stay-awake = <1>;
};
mcp2515@1 {
compatible = "microchip,mcp2515";
reg = <0>; /* cs0 */
mode = <0>;
spi-max-frequency = <10000000>;
pinctrl-names = "default";
pinctrl-0 = <&bone_tt3201_mcp2515_0_pins>;
interrupt-parent = <&gpio4>;
interrupts = <19>;
mcp251x,oscillator-frequency = <16000000>;
mcp251x,irq-gpios = <&gpio4 19 0>;
mcp251x,stay-awake = <1>;
mcp251x,enable-clkout = <1>;
};
};
};
fragment@2 {
target = <&dcan1>;
__overlay__ {
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&bone_tt3201_dcan1_pins>;
};
};
};