/
main.c
1180 lines (1004 loc) · 33.4 KB
/
main.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
// Copyright 2022 Blues Inc. All rights reserved.
// Use of this source code is governed by licenses granted by the
// copyright holder including that found in the LICENSE file.
#include "main.h"
#include "stm32wlxx_hal_cryp.h"
#include "stm32wlxx_hal_rng.h"
#include "stm32wlxx_ll_lpuart.h"
// HAL data
RNG_HandleTypeDef hrng;
RTC_HandleTypeDef hrtc;
SUBGHZ_HandleTypeDef hsubghz;
ADC_HandleTypeDef hadc;
DMA_HandleTypeDef hdma_adc;
UART_HandleTypeDef hlpuart1;
UART_HandleTypeDef huart1;
UART_HandleTypeDef huart2;
DMA_HandleTypeDef hdma_usart1_rx;
DMA_HandleTypeDef hdma_usart1_tx;
DMA_HandleTypeDef hdma_usart2_rx;
DMA_HandleTypeDef hdma_usart2_tx;
CRYP_HandleTypeDef hcryp;
I2C_HandleTypeDef hi2c2;
DMA_HandleTypeDef hdma_i2c2_rx;
DMA_HandleTypeDef hdma_i2c2_tx;
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;
TIM_HandleTypeDef htim17;
uint32_t i2c2IOCompletions = 0;
// ADC buffer
#if defined ( __ICCARM__ ) /* IAR Compiler */
#pragma data_alignment=8
#elif defined ( __CC_ARM ) /* ARM Compiler */
__align(8)
#elif defined ( __GNUC__ ) /* GCC Compiler */
__attribute__ ((aligned (8)))
#endif
uint16_t adcValues[ADC_TOTAL] = {0};
bool adcDMACompleted = false;
// Peripheral mask, so we can easily tell what is enabled and what is not
#define PERIPHERAL_RNG 0x00000001
#define PERIPHERAL_RTC 0x00000002
#define PERIPHERAL_SUBGHZ 0x00000004
#define PERIPHERAL_ADC 0x00000008
#define PERIPHERAL_ADCDMA 0x00000010
#define PERIPHERAL_LPUART1 0x00000020
#define PERIPHERAL_USART1 0x00000040
#define PERIPHERAL_USART2 0x00000080
#define PERIPHERAL_CRYP 0x00000100
#define PERIPHERAL_I2C2 0x00000200
#define PERIPHERAL_SPI1 0x00000400
#define PERIPHERAL_SPI1DMA 0x00000800
#define PERIPHERAL_TIM17 0x00001000
uint32_t peripherals = 0;
// RTC
#define BASEYEAR 2000 // Must end in 00 because of the chip's leap year computations
// AES
__ALIGN_BEGIN static uint32_t keyAES[8] __ALIGN_END = {
0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000
};
__ALIGN_BEGIN static uint32_t AESIV_CTR[4] __ALIGN_END = {0xF0F1F2F3, 0xF4F5F6F7, 0xF8F9FAFB, 0xFCFDFEFF};
// Linker-related symbols
#if defined( __ICCARM__ ) // IAR
extern void *ROM_CONTENT$$Limit;
extern void *HEAP$$Base;
extern void *HEAP$$Limit;
#else // STM32CubeIDE (gcc)
extern void *_highest_used_rom;
extern void *_end;
extern void *_estack;
extern uint32_t _Min_Stack_Size;
#endif
// See reference manual RM0453. The size is the last entry's address in Table 89 + sizeof(uint32_t).
// (Don't be confused into using the entry number rather than the address, because there are negative
// entry numbers. The highest address is the only accurate way of determining the actual table size.)
#if defined(STM32WL55xx) || defined(STM32WLE5xx)
#define VECTOR_TABLE_SIZE_BYTES (0x0134+sizeof(uint32_t))
#else
#error "Please look up NVIC table size for this processor in reference manual."
#endif
#if defined ( __ICCARM__ ) /* IAR Compiler */
#pragma data_alignment=512
#elif defined ( __CC_ARM ) /* ARM Compiler */
__align(512)
#elif defined ( __GNUC__ ) /* GCC Compiler */
__attribute__ ((aligned (512)))
#endif
static uint8_t vector_t[VECTOR_TABLE_SIZE_BYTES];
// Forwards
void SystemClock_Config(void);
static void MX_TIM17_Init(void);
double calibrateVoltage(double v);
size_t strlcat(char *dst, const char *src, size_t siz);
// Main entry point
int main(void)
{
// Copy the vectors
memcpy(vector_t, (uint8_t *) FLASH_BASE, sizeof(vector_t));
SCB->VTOR = (uint32_t) vector_t;
// Reset of all peripherals, Initializes the Flash interface and the Systick.
HAL_Init();
// Configure the system clock
SystemClock_Config();
// Initialize for IO
MX_TIM17_Init();
MX_GPIO_Init();
MX_DMA_Init();
MX_DBG_Init();
// Initialize ST utilities
MX_UTIL_Init();
// Run the app, which will init its own peripherals
MX_AppMain();
// Never returns
}
// System Clock configuration
void SystemClock_Config(void)
{
RCC_OscInitTypeDef RCC_OscInitStruct = {0};
RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
// Configure LSE Drive Capability
__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
// Configure the main internal regulator output voltage
__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
// Initializes the CPU, AHB and APB busses clocks
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
RCC_OscInitStruct.LSEState = RCC_LSE_ON;
RCC_OscInitStruct.MSIState = RCC_MSI_ON;
RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
#define MSI_FREQUENCY_MHZ 48 // 48Mhz
RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11; // 48Mhz
RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV1;
RCC_OscInitStruct.LSIState = RCC_LSI_ON;
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
Error_Handler();
}
// Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
|RCC_CLOCKTYPE_PCLK2;
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
Error_Handler();
}
// Ensure that MSI is wake-up system clock
__HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
}
// Initialize for GPIO
void MX_GPIO_Init(void)
{
// Enable all GPIO clocks
__HAL_RCC_GPIOA_CLK_ENABLE();
__HAL_RCC_GPIOB_CLK_ENABLE();
__HAL_RCC_GPIOC_CLK_ENABLE();
__HAL_RCC_GPIOH_CLK_ENABLE();
// Default all pins to analog except SWD pins. (This has a hard-wired
// assumption that SWDIO_GPIO_Port and SWCLK_GPIO_Port are GPIOA.)
GPIO_InitTypeDef GPIO_InitStruct = {0};
GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Pin = GPIO_PIN_All & (~(SWDIO_Pin|SWCLK_Pin));
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
GPIO_InitStruct.Pin = GPIO_PIN_All;
HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
}
// Enable DMA controller clock
void MX_DMA_Init(void)
{
// DMA controller clock enable
__HAL_RCC_DMAMUX1_CLK_ENABLE();
__HAL_RCC_DMA1_CLK_ENABLE();
__HAL_RCC_DMA2_CLK_ENABLE();
}
// DeInit all known peripherals
void MX_GPIO_DeInit(void)
{
HAL_NVIC_DisableIRQ(EXTI0_IRQn);
HAL_NVIC_DisableIRQ(EXTI1_IRQn);
HAL_NVIC_DisableIRQ(EXTI2_IRQn);
HAL_NVIC_DisableIRQ(EXTI3_IRQn);
HAL_NVIC_DisableIRQ(EXTI4_IRQn);
HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
MX_AES_DeInit();
MX_RNG_DeInit();
MX_USART1_UART_DeInit();
MX_SPI1_DeInit();
MX_I2C2_DeInit();
MX_ADC_DeInit();
}
// Initialize ADC
void MX_ADC_Init(void)
{
// Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
hadc.Instance = ADC;
hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
hadc.Init.Resolution = ADC_RESOLUTION_12B;
hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
hadc.Init.LowPowerAutoWait = DISABLE;
hadc.Init.LowPowerAutoPowerOff = DISABLE;
hadc.Init.ContinuousConvMode = DISABLE;
hadc.Init.NbrOfConversion = ADC_TOTAL;
hadc.Init.DiscontinuousConvMode = ENABLE;
hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
hadc.Init.DMAContinuousRequests = DISABLE;
hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_39CYCLES_5;
hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
hadc.Init.OversamplingMode = DISABLE;
hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
if (HAL_ADC_Init(&hadc) != HAL_OK) {
Error_Handler();
}
// Configure Regular Channels and the VREFINT Channel
ADC_ChannelConfTypeDef sConfig;
memset(&sConfig, 0, sizeof(sConfig));
sConfig.Channel = VREFINT_ADC_Channel;
sConfig.Rank = VREFINT_ADC_Rank;
sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
HAL_ADC_ConfigChannel(&hadc, &sConfig);
sConfig.Channel = A0_ADC_Channel;
sConfig.Rank = A0_ADC_Rank;
sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_2;
HAL_ADC_ConfigChannel(&hadc, &sConfig);
#ifdef A1_ENABLED
sConfig.Channel = A1_ADC_Channel;
sConfig.Rank = A1_ADC_Rank;
sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_2;
HAL_ADC_ConfigChannel(&hadc, &sConfig);
#endif
#ifdef A2_ENABLED
sConfig.Channel = A2_ADC_Channel;
sConfig.Rank = A2_ADC_Rank;
sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_2;
HAL_ADC_ConfigChannel(&hadc, &sConfig);
#endif
#ifdef A3_ENABLED
sConfig.Channel = A3_ADC_Channel;
sConfig.Rank = A3_ADC_Rank;
sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_2;
HAL_ADC_ConfigChannel(&hadc, &sConfig);
#endif
// Enable DMA interrupts
HAL_NVIC_SetPriority(ADC_DMA_IRQn, 2, 0);
HAL_NVIC_EnableIRQ(ADC_DMA_IRQn);
peripherals |= PERIPHERAL_ADC;
}
// Deinitialize ADC
void MX_ADC_DeInit(void)
{
peripherals &= ~PERIPHERAL_ADC;
HAL_NVIC_DisableIRQ(ADC_DMA_IRQn);
HAL_ADC_DeInit(&hadc);
}
// Return ADC_COUNT words of values assuming that they're all voltages
bool MX_ADC_Values(uint16_t *wordValues, double *voltageValues, double *vref)
{
// Init ADC
MX_ADC_Init();
// Calibrate
HAL_ADCEx_Calibration_Start(&hadc);
// Start DMA
adcDMACompleted = false;
memset(adcValues, 0xff, sizeof(adcValues));
HAL_ADC_Start_DMA(&hadc, (uint32_t *) adcValues, ADC_TOTAL);
// Perform ADC Conversion, aborting if there is a conversion error
// because we will lose track of the sequencer position
for (int i=0; i<250 && !adcDMACompleted; i++) {
HAL_ADC_Start(&hadc);
HAL_Delay(10);
}
// Stop ADC
HAL_ADC_Stop(&hadc);
// Deinit ADC
MX_ADC_DeInit();
// Exit if error
if (!adcDMACompleted) {
}
// Calculate vrefint voltage, knowing that vrefint is the first
uint16_t VrefInt_mVolt = __LL_ADC_CALC_VREFANALOG_VOLTAGE(adcValues[0], LL_ADC_RESOLUTION_12B);
if (vref != NULL) {
*vref = ((double) VrefInt_mVolt) / 1000;
}
// Calculate return array of voltages, noting that the adcValues array is skewed
// by 1 because of vrefint being adcValues[0] (see above)
for (int i=0; i<ADC_COUNT; i++) {
if (wordValues != NULL) {
wordValues[i] = adcValues[i+1] << 4; // 12-bit to 16-bit scale
}
if (voltageValues != NULL) {
double v = __LL_ADC_CALC_DATA_TO_VOLTAGE(VDDA_APPLI, adcValues[i+1], LL_ADC_RESOLUTION_12B);
voltageValues[i] = ((double) v) / 1000;
}
}
// Done
return true;
}
// Conversion complete callback in non blocking mode
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
adcDMACompleted = true;
}
// Conversion DMA half-transfer callback in non blocking mode
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
}
// ADC error callback in non blocking mode
void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
}
// This function calibrates the voltage across its known range of slope and target
// 2018-08-05 5.5v was measured as 5.39862984, and 2.5v was measured at 2.28016664
double calibrateVoltage(double v)
{
#ifdef USE_SPARROW
// If the dev supplies 3.3v directly to the QWIIC connector, it will work but
// by bypassing the voltage regulator we can't read the voltage from the regulator's
// battery monitor. However, we DO know the voltage because it must be 3.3v
// to have been supplied at the QWIIC connector.
if (v < 0.01) {
v = ((double) VDDA_APPLI) / 1000.0;
} else {
// The BAT MON pin of the RP605 requires a multiplier to compute actual voltage
v = v * BATMON_ADJUSTMENT;
}
#endif
return v;
}
// Get a calibrated voltage level using the ADC's A0 line
// Note that the BAT MON is powered by the red LED for current savings.
double MX_ADC_A0_Voltage()
{
#if defined(USE_SPARROW) && defined(USE_LED_TX)
bool ledWasEnabled = (LED_TX_ON == HAL_GPIO_ReadPin(LED_TX_GPIO_Port, LED_TX_Pin));
HAL_GPIO_WritePin(LED_TX_GPIO_Port, LED_TX_Pin, LED_TX_ON);
// Measure the voltage
double voltage = 0.0;
double voltageValues[ADC_COUNT];
if (MX_ADC_Values(NULL, voltageValues, NULL)) {
voltage = calibrateVoltage(voltageValues[0]);
}
if (!ledWasEnabled) {
HAL_GPIO_WritePin(LED_TX_GPIO_Port, LED_TX_Pin, LED_TX_OFF);
}
return voltage;
#else
return 0.0;
#endif
}
// Init I2C2
void MX_I2C2_Init(void)
{
// Enable DMA interrupts
HAL_NVIC_SetPriority(I2C2_RX_DMA_IRQn, 2, 0);
HAL_NVIC_EnableIRQ(I2C2_RX_DMA_IRQn);
HAL_NVIC_SetPriority(I2C2_TX_DMA_IRQn, 2, 0);
HAL_NVIC_EnableIRQ(I2C2_TX_DMA_IRQn);
// Configure I2C
hi2c2.Instance = I2C2;
hi2c2.Init.Timing = 0x30F03B23; // Tuned to 100kHz
hi2c2.Init.OwnAddress1 = 0;
hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
hi2c2.Init.OwnAddress2 = 0;
hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
Error_Handler();
}
// Configure Analogue filter
if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK) {
Error_Handler();
}
// Configure Digital filter
if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK) {
Error_Handler();
}
// Enabled
peripherals |= PERIPHERAL_I2C2;
}
// DeInit I2C2
void MX_I2C2_DeInit(void)
{
peripherals &= ~PERIPHERAL_I2C2;
HAL_NVIC_DisableIRQ(I2C2_RX_DMA_IRQn);
HAL_NVIC_DisableIRQ(I2C2_TX_DMA_IRQn);
HAL_I2C_DeInit(&hi2c2);
}
// I2C1 DMA completion events
void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
if (hi2c == &hi2c2) {
i2c2IOCompletions++;
}
}
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
if (hi2c == &hi2c2) {
i2c2IOCompletions++;
}
}
void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
if (hi2c == &hi2c2) {
i2c2IOCompletions++;
}
}
void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
if (hi2c == &hi2c2) {
i2c2IOCompletions++;
}
}
bool MY_I2C2_Ping(uint16_t i2cAddress, uint32_t timeoutMs, uint32_t attempts) {
return (HAL_OK == HAL_I2C_IsDeviceReady(&hi2c2, (uint16_t)(i2cAddress << 1), attempts, timeoutMs));
}
// Receive from a register, and return true for success or false for failure
bool MY_I2C2_ReadRegister(uint16_t i2cAddress, uint8_t Reg, void *data, uint16_t maxdatalen, uint32_t timeoutMs)
{
uint32_t ioCount = i2c2IOCompletions;
uint32_t status = HAL_I2C_Mem_Read_DMA(&hi2c2, ((uint16_t)i2cAddress) << 1, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, data, maxdatalen);
if (status != HAL_OK) {
return false;
}
uint32_t waitedMs = 0;
uint32_t waitGranularityMs = 1;
bool success = true;
while (success && ioCount == i2c2IOCompletions) {
HAL_Delay(waitGranularityMs);
waitedMs += waitGranularityMs;
if (timeoutMs != 0 && waitedMs > timeoutMs) {
success = false;
}
}
return success;
}
// Write a register, and return true for success or false for failure
bool MY_I2C2_WriteRegister(uint16_t i2cAddress, uint8_t Reg, void *data, uint16_t datalen, uint32_t timeoutMs)
{
uint32_t ioCount = i2c2IOCompletions;
uint32_t status = HAL_I2C_Mem_Write_DMA(&hi2c2, ((uint16_t)i2cAddress) << 1, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, data, datalen);
if (status != HAL_OK) {
return false;
}
uint32_t waitedMs = 0;
uint32_t waitGranularityMs = 1;
bool success = true;
while (success && ioCount == i2c2IOCompletions) {
HAL_Delay(waitGranularityMs);
waitedMs += waitGranularityMs;
if (timeoutMs != 0 && waitedMs > timeoutMs) {
success = false;
}
}
return success;
}
// Transmit, and return true for success or false for failure
bool MY_I2C2_Transmit(uint16_t i2cAddress, void *data, uint16_t datalen, uint32_t timeoutMs)
{
uint32_t ioCount = i2c2IOCompletions;
uint32_t status = HAL_I2C_Master_Transmit_DMA(&hi2c2, ((uint16_t)i2cAddress) << 1, data, datalen);
if (status != HAL_OK) {
return false;
}
uint32_t waitedMs = 0;
uint32_t waitGranularityMs = 1;
bool success = true;
while (success && ioCount == i2c2IOCompletions) {
HAL_Delay(waitGranularityMs);
waitedMs += waitGranularityMs;
if (timeoutMs != 0 && waitedMs > timeoutMs) {
success = false;
}
}
return success;
}
// Receive, and return true for success or false for failure
bool MY_I2C2_Receive(uint16_t i2cAddress, void *data, uint16_t maxdatalen, uint32_t timeoutMs)
{
uint32_t ioCount = i2c2IOCompletions;
uint32_t status = HAL_I2C_Master_Receive_DMA(&hi2c2, ((uint16_t)i2cAddress) << 1, data, maxdatalen);
if (status != HAL_OK) {
return false;
}
uint32_t waitedMs = 0;
uint32_t waitGranularityMs = 1;
bool success = true;
while (success && ioCount == i2c2IOCompletions) {
HAL_Delay(waitGranularityMs);
waitedMs += waitGranularityMs;
if (timeoutMs != 0 && waitedMs > timeoutMs) {
success = false;
}
}
return success;
}
// SPI1 Initialization
void MX_SPI1_Init(void)
{
// Enable DMA interrupts
HAL_NVIC_SetPriority(SPI1_RX_DMA_IRQn, 2, 0);
HAL_NVIC_EnableIRQ(SPI1_RX_DMA_IRQn);
HAL_NVIC_SetPriority(SPI1_TX_DMA_IRQn, 2, 0);
HAL_NVIC_EnableIRQ(SPI1_TX_DMA_IRQn);
// SPI1 parameter configuration
hspi1.Instance = SPI1;
hspi1.Init.Mode = SPI_MODE_MASTER;
hspi1.Init.Direction = SPI_DIRECTION_2LINES;
hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
hspi1.Init.NSS = SPI_NSS_SOFT;
hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
hspi1.Init.CRCPolynomial = 7;
hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
if (HAL_SPI_Init(&hspi1) != HAL_OK) {
Error_Handler();
}
peripherals |= PERIPHERAL_SPI1;
}
// SPI1 Deinitialization
void MX_SPI1_DeInit(void)
{
peripherals &= ~PERIPHERAL_SPI1;
HAL_NVIC_DisableIRQ(SPI1_RX_DMA_IRQn);
HAL_NVIC_DisableIRQ(SPI1_TX_DMA_IRQn);
HAL_SPI_DeInit(&hspi1);
}
// SUBGHZ init function
void MX_SUBGHZ_Init(void)
{
hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK) {
Error_Handler();
}
peripherals |= PERIPHERAL_SUBGHZ;
}
// SUBGHZ de-init function
void MX_SUBGHZ_DeInit(void)
{
peripherals &= ~PERIPHERAL_SUBGHZ;
HAL_SUBGHZ_DeInit(&hsubghz);
}
// Encrypt using AES as configured
bool MX_AES_CTR_Encrypt(uint8_t *key, uint8_t *plaintext, uint16_t len, uint8_t *ciphertext)
{
if ((((uint32_t) plaintext) & 0x03) != 0) {
return false;
}
if ((((uint32_t) ciphertext) & 0x03) != 0) {
return false;
}
memcpy(keyAES, key, sizeof(keyAES));
MX_AES_Init();
bool success = HAL_CRYP_Encrypt_IT(&hcryp, (uint32_t *)plaintext, len, (uint32_t *)ciphertext) == HAL_OK;
if (success) {
while (HAL_CRYP_GetState(&hcryp) != HAL_CRYP_STATE_READY) ;
}
MX_AES_DeInit();
return success;
}
// Decrypt using AES as configured
bool MX_AES_CTR_Decrypt(uint8_t *key, uint8_t *ciphertext, uint16_t len, uint8_t *plaintext)
{
if ((((uint32_t) plaintext) & 0x03) != 0) {
return false;
}
if ((((uint32_t) ciphertext) & 0x03) != 0) {
return false;
}
memcpy(keyAES, key, sizeof(keyAES));
MX_AES_Init();
bool success = HAL_CRYP_Decrypt_IT(&hcryp, (uint32_t *)ciphertext, len, (uint32_t *)plaintext) == HAL_OK;
if (success) {
while (HAL_CRYP_GetState(&hcryp) != HAL_CRYP_STATE_READY) ;
}
MX_AES_DeInit();
return success;
}
// Init AES
void MX_AES_Init()
{
hcryp.Instance = AES;
hcryp.Init.DataType = CRYP_DATATYPE_1B;
hcryp.Init.KeySize = CRYP_KEYSIZE_256B;
hcryp.Init.pKey = (uint32_t *)keyAES;
hcryp.Init.pInitVect = AESIV_CTR;
hcryp.Init.Algorithm = CRYP_AES_CTR;
hcryp.Init.DataWidthUnit = CRYP_DATAWIDTHUNIT_BYTE;
hcryp.Init.HeaderWidthUnit = CRYP_HEADERWIDTHUNIT_WORD;
hcryp.Init.KeyIVConfigSkip = CRYP_KEYIVCONFIG_ALWAYS;
if (HAL_CRYP_Init(&hcryp) != HAL_OK) {
Error_Handler();
}
}
// DeInit AES
void MX_AES_DeInit(void)
{
HAL_CRYP_DeInit(&hcryp);
}
// Init RNG
void MX_RNG_Init(void)
{
hrng.Instance = RNG;
hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
if (HAL_RNG_Init(&hrng) != HAL_OK) {
Error_Handler();
}
}
// Get a random number
uint32_t MX_RNG_Get()
{
uint32_t random;
while (HAL_RNG_GenerateRandomNumber(&hrng, &random) != HAL_OK) {
HAL_Delay(1);
}
return random;
}
// DeInit RNG
void MX_RNG_DeInit(void)
{
HAL_RNG_DeInit(&hrng);
}
// Microsecond timer
void MX_TIM17_Init(void)
{
htim17.Instance = TIM17;
htim17.Init.Prescaler = 0;
htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
htim17.Init.Period = 65535;
htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
htim17.Init.RepetitionCounter = 0;
htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
if (HAL_TIM_Base_Init(&htim17) != HAL_OK) {
Error_Handler();
}
HAL_TIMEx_RemapConfig(&htim17, TIM_TIM17_TI1_MSI);
}
// MX_Delay_Us
void MX_TIM17_DelayUs(uint32_t us)
{
__HAL_TIM_SET_COUNTER (&htim17, 0);
__HAL_TIM_ENABLE (&htim17);
uint32_t ticks = MSI_FREQUENCY_MHZ * us;
uint32_t base = 0;
uint32_t prev = 0;
while (true) {
uint32_t counter = __HAL_TIM_GET_COUNTER(&htim17);
if (counter < prev) {
base += 0x00010000;
}
prev = counter;
if (counter+base >= ticks) {
break;
}
}
__HAL_TIM_DISABLE(&htim17);
}
// RTC init function
void MX_RTC_Init(void)
{
RTC_AlarmTypeDef sAlarm = {0};
// Initialize RTC Only
hrtc.Instance = RTC;
hrtc.Init.HourFormat = RTC_HOURFORMAT_24; // CLOCK
hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
hrtc.Init.BinMode = RTC_BINARY_ONLY;
if (HAL_RTC_Init(&hrtc) != HAL_OK) {
Error_Handler();
}
// Initialize RTC underflow detection interrupt
if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK) {
Error_Handler();
}
// Enable the Alarm A
sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
sAlarm.AlarmTime.SubSeconds = 0x0;
sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
sAlarm.Alarm = RTC_ALARM_A;
if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK) {
Error_Handler();
}
// Initialized
peripherals |= PERIPHERAL_RTC;
}
// USART1 init function
void MX_USART1_UART_Init(void)
{
// Enable DMA interrupts
HAL_NVIC_SetPriority(USART1_RX_DMA_IRQn, 2, 0);
HAL_NVIC_EnableIRQ(USART1_RX_DMA_IRQn);
HAL_NVIC_SetPriority(USART1_TX_DMA_IRQn, 2, 0);
HAL_NVIC_EnableIRQ(USART1_TX_DMA_IRQn);
// Initialize
huart1.Instance = USART1;
huart1.Init.BaudRate = USART1_BAUDRATE;
huart1.Init.WordLength = UART_WORDLENGTH_8B;
huart1.Init.StopBits = UART_STOPBITS_1;
huart1.Init.Parity = UART_PARITY_NONE;
huart1.Init.Mode = UART_MODE_TX_RX;
huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
huart1.Init.OverSampling = UART_OVERSAMPLING_16;
huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
if (HAL_UART_Init(&huart1) != HAL_OK) {
Error_Handler();
}
// Enable FIFO
if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK) {
Error_Handler();
}
if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK) {
Error_Handler();
}
if (HAL_UARTEx_EnableFifoMode(&huart1) != HAL_OK) {
Error_Handler();
}
peripherals |= PERIPHERAL_USART1;
}
// Transmit to USART1
void MX_USART1_UART_Transmit(uint8_t *buf, uint32_t len, uint32_t timeoutMs)
{
// Transmit
HAL_UART_Transmit_DMA(&huart1, buf, len);
// Wait, so that the caller won't mess with the buffer while the HAL is using it
for (uint32_t i=0; i<timeoutMs; i++) {
HAL_UART_StateTypeDef state = HAL_UART_GetState(&huart1);
if ((state & HAL_UART_STATE_BUSY_TX) != HAL_UART_STATE_BUSY_TX) {
break;
}
HAL_Delay(1);
}
}
// USART1 Deinitialization
void MX_USART1_UART_DeInit(void)
{
// Deinitialized
peripherals &= ~PERIPHERAL_USART1;
// Stop any pending DMA, if any
HAL_UART_DMAStop(&huart1);
// Reset peripheral
__HAL_RCC_USART1_FORCE_RESET();
__HAL_RCC_USART1_RELEASE_RESET();
// Disable IDLE interrupt
__HAL_UART_DISABLE_IT(&huart1, UART_IT_IDLE);
// Deinit
HAL_UART_DeInit(&huart1);
// Deinit DMA interrupts
HAL_NVIC_DisableIRQ(USART1_RX_DMA_IRQn);
HAL_NVIC_DisableIRQ(USART1_TX_DMA_IRQn);
}
// USART2 init function
void MX_USART2_UART_Init(void)
{
// Enable DMA interrupts
#ifdef USE_USART2_RX_DMA
HAL_NVIC_SetPriority(USART2_RX_DMA_IRQn, 2, 0);
HAL_NVIC_EnableIRQ(USART2_RX_DMA_IRQn);
#endif
HAL_NVIC_SetPriority(USART2_TX_DMA_IRQn, 2, 0);
HAL_NVIC_EnableIRQ(USART2_TX_DMA_IRQn);
// Initialize
huart2.Instance = USART2;
huart2.Init.BaudRate = USART2_BAUDRATE;
huart2.Init.WordLength = UART_WORDLENGTH_8B;
huart2.Init.StopBits = UART_STOPBITS_1;
huart2.Init.Parity = UART_PARITY_NONE;
huart2.Init.Mode = UART_MODE_TX_RX;
huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
huart2.Init.OverSampling = UART_OVERSAMPLING_16;
huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
if (HAL_UART_Init(&huart2) != HAL_OK) {
Error_Handler();
}
// Enable FIFO
if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK) {
Error_Handler();
}
if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK) {
Error_Handler();
}
if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK) {
Error_Handler();
}
// Enabled
peripherals |= PERIPHERAL_USART2;
}
// USART2 suspend function
void MX_USART2_UART_Suspend(void)
{
// Enable wakeup interrupt from STOP2 (RM0453 Tbl 93)
// Note that this is the moral equivalent of doing
// LL_LPUART_EnableIT_WKUP(USART2), however it works
// on the dual-core processor to say "enable wakeup
// on either core - whichever is available".
LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
}
// USART2 resume function
void MX_USART2_UART_Resume(void)
{
if (HAL_UART_Init(&huart2) != HAL_OK) {
Error_Handler();
}
if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK) {
Error_Handler();
}
}
// Transmit to USART2
void MX_USART2_UART_Transmit(uint8_t *buf, uint32_t len, uint32_t timeoutMs)
{
// Transmit
HAL_UART_Transmit_DMA(&huart2, buf, len);
// Wait, so that the caller won't mess with the buffer while the HAL is using it
for (uint32_t i=0; i<timeoutMs; i++) {
HAL_UART_StateTypeDef state = HAL_UART_GetState(&huart2);
if ((state & HAL_UART_STATE_BUSY_TX) != HAL_UART_STATE_BUSY_TX) {
break;
}
HAL_Delay(1);
}
}
// USART2 Deinitialization
void MX_USART2_UART_DeInit(void)
{
// Deinitialized
peripherals &= ~PERIPHERAL_USART2;
// Stop any pending DMA, if any
HAL_UART_DMAStop(&huart2);