/
bus.rs
198 lines (184 loc) · 5.96 KB
/
bus.rs
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
use crate::{
bus_interface::{BusController, BusException, BusReader, BusWriter},
clint::Clint,
};
pub const RAM_START: u32 = 0x8000_0000;
pub struct Bus<T, S> {
pub ram: Vec<u8>,
pub clint: Clint<T>,
pub serial: S,
pub power_off: bool,
pub reboot: bool,
}
impl<T, S> Bus<T, S> {
pub fn new(ram: Vec<u8>, clint: Clint<T>, serial: S) -> Self {
Self {
ram,
clint,
serial,
power_off: false,
reboot: false,
}
}
pub fn clint(&self) -> &Clint<T> {
&self.clint
}
pub fn replace_ram(&mut self, ram: Vec<u8>) -> Vec<u8> {
std::mem::replace(&mut self.ram, ram)
}
}
impl<T, S> BusController for Bus<T, S>
where
T: device_interfaces::TimerDriver,
S: device_interfaces::SerialInterface,
{
fn step(&mut self, mip: &mut u32) {
self.clint.step(mip);
}
fn power_off(&self) -> bool {
self.power_off
}
fn reboot(&self) -> bool {
self.reboot
}
}
impl<T, S> BusReader for Bus<T, S>
where
T: device_interfaces::TimerDriver,
S: device_interfaces::SerialInterface,
{
fn read8(&self, addr: u32) -> Result<u8, BusException> {
match addr {
0x1100bffc => Ok(self.clint.read(addr) as u8),
0x1100bff8 => Ok(self.clint.read(addr) as u8),
0x10000000..=0x100000ff => {
let addr = addr & 0xffff;
Ok(self.serial.read(addr))
}
0x10000100..=0x12000000 => Ok(0),
_ => {
let addr = addr.wrapping_sub(RAM_START);
Ok(self.ram[addr as usize])
}
}
}
fn read16(&self, addr: u32) -> Result<u16, BusException> {
if addr & 1 != 0 {
return Err(BusException::LoadAddressMisaligned);
}
match addr {
0x1100bffc => Ok(self.clint.read(addr) as u16),
0x1100bff8 => Ok(self.clint.read(addr) as u16),
0x10000000..=0x100000ff => {
let addr = addr & 0xffff;
Ok(self.serial.read(addr) as u16)
}
0x10000100..=0x12000000 => Ok(0),
_ => {
let addr = addr.wrapping_sub(RAM_START);
Ok(u16::from_le_bytes([
self.ram[addr as usize],
self.ram[addr as usize + 1],
]))
}
}
}
fn read32(&self, addr: u32) -> Result<u32, BusException> {
if addr & 3 != 0 {
return Err(BusException::LoadAddressMisaligned);
}
match addr {
0x1100bffc => Ok(self.clint.read(addr & 0xffff)),
0x1100bff8 => Ok(self.clint.read(addr & 0xffff)),
0x10000000..=0x100000ff => {
let addr = addr & 0xffff;
Ok(self.serial.read(addr) as u32)
}
0x10000100..=0x12000000 => Ok(0),
_ => {
let addr = addr.wrapping_sub(RAM_START);
Ok(u32::from_le_bytes([
self.ram[addr as usize],
self.ram[addr as usize + 1],
self.ram[addr as usize + 2],
self.ram[addr as usize + 3],
]))
}
}
}
}
impl<T, S> BusWriter for Bus<T, S>
where
T: device_interfaces::TimerDriver,
S: device_interfaces::SerialInterface,
{
fn write8(&mut self, addr: u32, v: u8) -> Result<(), BusException> {
match addr {
// msip
0x11100000 => self.clint.write(addr & 0xffff, v as u32),
// mtime
0x11004004 => self.clint.write(addr & 0xffff, v as u32),
0x11004000 => self.clint.write(addr & 0xffff, v as u32),
0x10000000..=0x100000ff => {
let addr = addr & 0xffff;
self.serial.write(addr, v as u32);
}
0x10000100..=0x12000000 => {}
_ => {
let addr = addr.wrapping_sub(RAM_START);
self.ram[addr as usize] = v;
}
};
Ok(())
}
fn write16(&mut self, addr: u32, v: u16) -> Result<(), BusException> {
if addr & 1 != 0 {
return Err(BusException::StoreAddressMisaligned);
}
match addr {
// syscon
0x11100000 if v == 0x5555 => self.power_off = true,
0x11100000 if v == 0x7777 => self.reboot = true,
// msip
0x11100000 => self.clint.write(addr & 0xffff, v as u32),
// mtime
0x11004004 => self.clint.write(addr & 0xffff, v as u32),
0x11004000 => self.clint.write(addr & 0xffff, v as u32),
0x10000000..=0x100000ff => {
let addr = addr & 0xffff;
self.serial.write(addr, v as u32);
}
0x10000100..=0x12000000 => {}
_ => {
let addr = addr.wrapping_sub(RAM_START);
self.ram[addr as usize..addr as usize + 2].copy_from_slice(&v.to_le_bytes());
}
};
Ok(())
}
fn write32(&mut self, addr: u32, v: u32) -> Result<(), BusException> {
if addr & 3 != 0 {
return Err(BusException::StoreAddressMisaligned);
}
match addr {
// syscon
0x11100000 if v == 0x5555 => self.power_off = true,
0x11100000 if v == 0x7777 => self.reboot = true,
// msip
0x11100000 => self.clint.write(addr & 0xffff, v),
// mtime
0x11004004 => self.clint.write(addr & 0xffff, v),
0x11004000 => self.clint.write(addr & 0xffff, v),
0x10000000..=0x100000ff => {
let addr = addr & 0xffff;
self.serial.write(addr, v);
}
0x10000100..=0x12000000 => {}
_ => {
let addr = addr.wrapping_sub(RAM_START);
self.ram[addr as usize..addr as usize + 4].copy_from_slice(&v.to_le_bytes());
}
};
Ok(())
}
}