-
-
Notifications
You must be signed in to change notification settings - Fork 85
/
nios.scroll
21 lines (17 loc) · 1.02 KB
/
nios.scroll
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
import ../code/conceptPage.scroll
id nios
name Nios II
appeared 2000
tags isa
fileType na
centralPackageRepositoryCount 0
originCommunity Altera
wikipedia https://en.wikipedia.org/wiki/Nios_II
related c eclipse-editor linux
summary Nios II is a 32-bit embedded-processor architecture designed specifically for the Altera family of FPGAs. Nios II incorporates many enhancements over the original Nios architecture, making it more suitable for a wider range of embedded computing applications, from DSP to system-control. Nios II is comparable to MicroBlaze, a competing softcore CPU for the Xilinx family of FPGA. Unlike Microblaze, Nios II is licensable for standard-cell ASICs through a third-party IP provider, Synopsys Designware. Through the Designware license, designers can port Nios-based designs from an FPGA-platform to a mass production ASIC-device. Nios II is a successor to Altera's first configurable 16-bit embedded processor Nios.
pageId 1583721
dailyPageViews 93
created 2005
backlinksCount 157
revisionCount 168
isbndb 0