forked from sim-/tgy
/
dlux.inc
74 lines (62 loc) · 1.58 KB
/
dlux.inc
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
;********************************************
;* Turnigy Dlux ESC 20A *
;* Original fuses are lfuse:0xae hfuse:0xcf *
;* 2012-10-07 *
;********************************************
.equ F_CPU = 16000000
.equ USE_INT0 = 1
.equ USE_I2C = 0
.equ USE_UART = 0
.equ USE_ICP = 0
;*********************
; PORT D definitions *
;*********************
.equ BnFET = 7 ;o
.equ AnFET = 5 ;o
.equ ApFET = 4 ;o
;.equ = 3
.equ rcp_in = 2 ;i r/c pulse input
;.equ = 1
;.equ = 0
.equ INIT_PD = (1<<ApFET)
.equ DIR_PD = (1<<BnFET)|(1<<AnFET)|(1<<ApFET)
.equ BnFET_port = PORTD
.equ AnFET_port = PORTD
.equ ApFET_port = PORTD
.MACRO RED_on
.ENDMACRO
.MACRO RED_off
.ENDMACRO
.MACRO GRN_on
.ENDMACRO
.MACRO GRN_off
.ENDMACRO
;*********************
; PORT C definitions *
;*********************
.equ mux_b = 7 ; ADC7 phase input
.equ mux_a = 6 ; ADC6 phase input
.equ BpFET = 5 ;o
;.equ = 4 ; ADC4
.equ CpFET = 3 ;o
.equ mux_voltage = 2 ; ADC2 voltage input (220k from Vbat, 51k to gnd, 10.10V in -> 1.888V at ADC2)
.equ mux_temperature = 1 ; ADC1
.equ mux_c = 0 ; ADC0 phase input
.equ O_POWER = 220
.equ O_GROUND = 51
.equ INIT_PC = (1<<CpFET)|(1<<BpFET)
.equ DIR_PC = (1<<CpFET)|(1<<BpFET)
.equ CpFET_port = PORTC
.equ BpFET_port = PORTC
;*********************
; PORT B definitions *
;*********************
;.equ = 5 (sck)
;.equ = 4 (miso)
;.equ = 3 (mosi)
;.equ = 2
;.equ = 1
.equ CnFET = 0 ;o
.equ INIT_PB = 0
.equ DIR_PB = (1<<CnFET)
.equ CnFET_port = PORTB