/
fft_biplex_real_2x_init_xblock.m
183 lines (154 loc) · 7.23 KB
/
fft_biplex_real_2x_init_xblock.m
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% %
% Center for Astronomy Signal Processing and Electronics Research %
% http://casper.berkeley.edu %
% Copyright (C) 2011 Suraj Gowda, Hong Chen %
% Copyright (C) 2007 Terry Filiba, Aaron Parsons %
% Copyright (C) 2010 William Mallard %
% %
% This program is free software; you can redistribute it and/or modify %
% it under the terms of the GNU General Public License as published by %
% the Free Software Foundation; either version 2 of the License, or %
% (at your option) any later version. %
% %
% This program is distributed in the hope that it will be useful, %
% but WITHOUT ANY WARRANTY; without even the implied warranty of %
% MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the %
% GNU General Public License for more details. %
% %
% You should have received a copy of the GNU General Public License along %
% with this program; if not, write to the Free Software Foundation, Inc., %
% 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA. %
% %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
function fft_biplex_real_2x_init_xblock(blk, varargin)
defaults = { ...
'FFTSize', 2, ...
'input_bit_width', 18, ...
'coeff_bit_width', 18, ...
'add_latency', 1, ...
'mult_latency', 2, ...
'bram_latency', 2, ...
'conv_latency', 1, ...
'quantization', 'Round (unbiased: +/- Inf)', ...
'overflow', 'Saturate', ...
'arch', 'Virtex5', ...
'opt_target', 'logic', ...
'coeffs_bit_limit', 8, ...
'delays_bit_limit', 8, ...
'specify_mult', 'off', ...
'mult_spec', [2 2], ...
'hardcode_shifts', 'off', ...
'shift_schedule', [1 1], ...
'dsp48_adders', 'off', ...
'bit_growth_chart', [0 0], ...
};
% Retrieve values from mask fields.
FFTSize = get_var('FFTSize', 'defaults', defaults, varargin{:});
input_bit_width = get_var('input_bit_width', 'defaults', defaults, varargin{:});
coeff_bit_width = get_var('coeff_bit_width', 'defaults', defaults, varargin{:});
add_latency = get_var('add_latency', 'defaults', defaults, varargin{:});
mult_latency = get_var('mult_latency', 'defaults', defaults, varargin{:});
bram_latency = get_var('bram_latency', 'defaults', defaults, varargin{:});
conv_latency = get_var('conv_latency', 'defaults', defaults, varargin{:});
quantization = get_var('quantization', 'defaults', defaults, varargin{:});
overflow = get_var('overflow', 'defaults', defaults, varargin{:});
arch = get_var('arch', 'defaults', defaults, varargin{:});
opt_target = get_var('opt_target', 'defaults', defaults, varargin{:});
coeffs_bit_limit = get_var('coeffs_bit_limit', 'defaults', defaults, varargin{:});
delays_bit_limit = get_var('delays_bit_limit', 'defaults', defaults, varargin{:});
specify_mult = get_var('specify_mult', 'defaults', defaults, varargin{:});
mult_spec = get_var('mult_spec', 'defaults', defaults, varargin{:});
hardcode_shifts = get_var('hardcode_shifts', 'defaults', defaults, varargin{:});
shift_schedule = get_var('shift_schedule', 'defaults', defaults, varargin{:});
dsp48_adders = get_var('dsp48_adders', 'defaults', defaults, varargin{:});
bit_growth_chart = get_var('bit_growth_chart', 'defaults', defaults, varargin{:});
% deal with bit growth
bit_growth_biplex = 0;
bit_growth_chart =[reshape(bit_growth_chart, 1, []) zeros(1,FFTSize)]; % make sure the array is long enough
for i=1:FFTSize
bit_growth_biplex = bit_growth_biplex + bit_growth_chart(i);
end
%% inports
sync = xInport('sync');
shift = xInport('shift');
pol1 = xInport('pol1');
pol2 = xInport('pol2');
pol3 = xInport('pol3');
pol4 = xInport('pol4');
%% outports
sync_out = xOutport('sync_out');
pol12_out = xOutport('pol12_out');
pol34_out = xOutport('pol34_out');
of = xOutport('of');
%% diagram
% Validate input fields.
if (strcmp(specify_mult, 'on') && (length(mult_spec) ~= FFTSize)),
disp('fft_biplex_real_2x_init.m: Multiplier use specification for stages does not match FFT size');
%clog('fft_biplex_real_2x_init.m: Multiplier use specification for stages does not match FFT size','error');
return;
end
% Derive useful values.
if FFTSize > coeffs_bit_limit
bram_map = 'on';
else
bram_map = 'off';
end
%%%%%%%%%%%%%%%%%%
% Start drawing! %
%%%%%%%%%%%%%%%%%%
pol1_cplx = xSignal;
pol2_cplx = xSignal;
xBlock( struct('source', str2func('ri_to_c_init_xblock'), 'name', 'ri_to_c_pol1'), ...
{}, {pol1, pol2}, {pol1_cplx});
xBlock( struct('source', str2func('ri_to_c_init_xblock'), 'name', 'ri_to_c_pol2'), ...
{}, {pol3, pol4}, {pol2_cplx});
biplex_core_sync_out = xSignal;
biplex_core_out1 = xSignal;
biplex_core_out2 = xSignal;
xBlock( struct('name', 'biplex_core', 'source', str2func('fft_biplex_core_init_xblock')), ...
{[blk,'/biplex_core'], ...
'FFTSize', (FFTSize), ...
'input_bit_width', (input_bit_width), ...
'coeff_bit_width', (coeff_bit_width), ...
'add_latency', (add_latency), ...
'mult_latency', (mult_latency), ...
'bram_latency', (bram_latency), ...
'conv_latency', (conv_latency), ...
'quantization', (quantization), ...
'overflow', (overflow), ...
'arch', (arch), ...
'opt_target', (opt_target), ...
'coeffs_bit_limit', (coeffs_bit_limit), ...
'delays_bit_limit', (delays_bit_limit), ...
'specify_mult', (specify_mult), ...
'mult_spec', (mult_spec), ...
'hardcode_shifts', (hardcode_shifts), ...
'shift_schedule', (shift_schedule), ...
'dsp48_adders', (dsp48_adders), ...
'bit_growth_chart', (bit_growth_chart)}, ...
{sync, shift, pol1_cplx, pol2_cplx}, {biplex_core_sync_out, biplex_core_out1, biplex_core_out2, of});
% Add bi_real_unscr_2x block.
xBlock( struct('name', 'bi_real_unscr_2x', 'source', str2func('fft_bi_real_unscr_2x_init_xblock')), ...
{[blk,'/bi_real_unscr_2x'], ...
'FFTSize', FFTSize, ...
'n_bits', input_bit_width + bit_growth_biplex, ...
'dsp48_adders', dsp48_adders,...
'add_latency', add_latency, ...
'conv_latency', conv_latency, ...
'bram_latency', bram_latency, ...
'bram_map', bram_map}, ...
{biplex_core_sync_out, biplex_core_out1, biplex_core_out2}, ...
{sync_out, pol12_out, pol34_out});
if ~isempty(blk) && ~strcmp(blk(1),'/')
% Delete all unconnected blocks.
clean_blocks(blk);
%%%%%%%%%%%%%%%%%%%
% Finish drawing! %
%%%%%%%%%%%%%%%%%%%
% Set attribute format string (block annotation).
fmtstr = sprintf('%s\n%d stages\n[%d,%d]\n%s\n%s\n%s', ...
arch, FFTSize, input_bit_width, coeff_bit_width, quantization, overflow,num2str(bit_growth_chart,'%d '));
set_param(blk, 'AttributesFormatString', fmtstr);
end
end