Skip to content

Latest commit

 

History

History
32 lines (21 loc) · 529 Bytes

memmap.rst

File metadata and controls

32 lines (21 loc) · 529 Bytes

Memory mapped interfaces

Base classes

The following are the building blocks for defining a system with memory-mapped attributes.

rhea.system.MemorySpace

rhea.system.MemoryMapped

rhea.system.MemoryMap

rhea.system.RegisterFile

Memory mapped buses

The following are the memory-mapped bus interfaces available in rhea.

barebone wishbone avalon axi4