Skip to content
View Christeefym's full-sized avatar
Block or Report

Block or report Christeefym

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. FPGA_Based_CNN FPGA_Based_CNN Public

    Forked from mtmd/FPGA_Based_CNN

    FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.

    Verilog 1

  2. vcnn-1 vcnn-1 Public

    Forked from g0kul/vcnn

    Verilog Convolutional Neural Network on PYNQ

    VHDL 1

  3. CNN-FPGA CNN-FPGA Public

    Forked from QShen3/CNN-FPGA

    使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用

    Verilog 1

  4. mipi_csi_receiver_FPGA mipi_csi_receiver_FPGA Public

    Forked from circuitvalley/mipi_csi_receiver_FPGA

    MIPI CSI-2 Camera Sensor Receiver verilog HDL implementation For any generic FPGA. Tested with IMX219 on Lattice MachXO3LF. 2Gbps UVC Video Stream Over USB 3.0 with Cypress FX3

    C 1

  5. JPEG_LS JPEG_LS Public

    Forked from lnis-uofu/JPEG_LS

    Verilog 1

  6. Hard-JPEG-LS Hard-JPEG-LS Public

    Forked from WangXuan95/FPGA-JPEG-LS-encoder

    FPGA-based JPEG-LS image compressor.

    SystemVerilog 1