/
v128_intrinsics_arm.h
734 lines (553 loc) · 24 KB
/
v128_intrinsics_arm.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
/*
Copyright (c) 2015, Cisco Systems
All rights reserved.
Redistribution and use in source and binary forms, with or without modification,
are permitted provided that the following conditions are met:
* Redistributions of source code must retain the above copyright notice, this
list of conditions and the following disclaimer.
* Redistributions in binary form must reproduce the above copyright notice, this
list of conditions and the following disclaimer in the documentation and/or
other materials provided with the distribution.
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
/* -*- mode: c; tab-width: 2; indent-tabs-mode: nil; c-basic-offset: 2; -*- */
#ifndef _V128_INTRINSICS_H
#define _V128_INTRINSICS_H
#include <arm_neon.h>
#include "v64_intrinsics_arm.h"
typedef int64x2_t v128;
SIMD_INLINE uint32_t v128_low_u32(v128 a) {
return v64_low_u32(vget_low_s64(a));
}
SIMD_INLINE v64 v128_low_v64(v128 a) {
return vget_low_s64(a);
}
SIMD_INLINE v64 v128_high_v64(v128 a) {
return vget_high_s64(a);
}
SIMD_INLINE v128 v128_from_v64(v64 a, v64 b) {
return vcombine_s64(b, a);
}
SIMD_INLINE v128 v128_from_64(uint64_t a, uint64_t b) {
return vcombine_s64((uint64x1_t)b, (uint64x1_t)a);
}
SIMD_INLINE v128 v128_from_32(uint32_t a, uint32_t b, uint32_t c, uint32_t d) {
return vcombine_s64(v64_from_32(c, d), v64_from_32(a, b));
}
SIMD_INLINE v128 v128_load_aligned(const void *p) {
return vreinterpretq_s64_u8(vld1q_u8((const uint8_t*)p));
}
SIMD_INLINE v128 v128_load_unaligned(const void *p) {
return v128_load_aligned(p);
}
SIMD_INLINE void v128_store_aligned(void *p, v128 r) {
vst1q_u8((uint8_t *)p, vreinterpretq_u8_s64(r));
}
SIMD_INLINE void v128_store_unaligned(void *p, v128 r) {
vst1q_u8((uint8_t *)p, vreinterpretq_u8_s64(r));
}
SIMD_INLINE v128 v128_align(v128 a, v128 b, const unsigned int c) {
// The following functions require an immediate.
// Some compilers will check this during optimisation, others wont.
#if __OPTIMIZE__ && !__clang__
return c ? vreinterpretq_s64_s8(vextq_s8(vreinterpretq_s8_s64(b), vreinterpretq_s8_s64(a), c)) : b;
#else
return c < 8 ?
v128_from_v64(v64_align(v128_low_v64(a), v128_high_v64(b), c),
v64_align(v128_high_v64(b), v128_low_v64(b), c)) :
v128_from_v64(v64_align(v128_high_v64(a), v128_low_v64(a), c-8),
v64_align(v128_low_v64(a), v128_high_v64(b), c-8));
#endif
}
SIMD_INLINE v128 v128_zero() {
return vreinterpretq_s64_u8(vdupq_n_u8(0));
}
SIMD_INLINE v128 v128_ones() {
return vreinterpretq_s64_u8(vdupq_n_u8(-1));
}
SIMD_INLINE v128 v128_dup_8(uint8_t x) {
return vreinterpretq_s64_u8(vdupq_n_u8(x));
}
SIMD_INLINE v128 v128_dup_16(uint16_t x) {
return vreinterpretq_s64_u16(vdupq_n_u16(x));
}
SIMD_INLINE v128 v128_dup_32(uint32_t x) {
return vreinterpretq_s64_u32(vdupq_n_u32(x));
}
SIMD_INLINE v128 v128_dup_64(uint64_t x) {
return vreinterpretq_s64_u64(vdupq_n_u64(x));
}
SIMD_INLINE int64_t v128_dotp_s16(v128 a, v128 b) {
return v64_dotp_s16(vget_high_s64(a), vget_high_s64(b)) +
v64_dotp_s16(vget_low_s64(a), vget_low_s64(b));
}
SIMD_INLINE int64_t v128_dotp_s32(v128 a, v128 b) {
int64x2_t t = vpaddlq_s32(vmulq_s32(vreinterpretq_s32_s64(a), vreinterpretq_s32_s64(b)));
return (int64_t)vget_high_s64(t) + (int64_t)vget_low_s64(t);
}
SIMD_INLINE uint64_t v128_hadd_u8(v128 x) {
uint64x2_t t = vpaddlq_u32(vpaddlq_u16(vpaddlq_u8(vreinterpretq_u8_s64(x))));
return vget_lane_s32(vreinterpret_s32_u64(vadd_u64(vget_high_u64(t), vget_low_u64(t))), 0);
}
SIMD_INLINE v128 v128_padd_s16(v128 a) {
return vreinterpretq_s64_s32(vpaddlq_s16(vreinterpretq_s16_s64(a)));
}
SIMD_INLINE v128 v128_padd_s8(v128 a) {
return vreinterpretq_s64_s16(vpaddlq_s8(vreinterpretq_s8_s64(a)));
}
typedef struct { sad64_internal hi, lo; } sad128_internal;
SIMD_INLINE sad128_internal v128_sad_u8_init() {
sad128_internal s;
s.hi = s.lo = vdupq_n_u16(0);
return s;
}
/* Implementation dependent return value. Result must be finalised with v128_sad_u8_sum().
The result for more than 32 v128_sad_u8() calls is undefined. */
SIMD_INLINE sad128_internal v128_sad_u8(sad128_internal s, v128 a, v128 b) {
sad128_internal r;
r.hi = v64_sad_u8(s.hi, vget_high_s64(a), vget_high_s64(b));
r.lo = v64_sad_u8(s.lo, vget_low_s64(a), vget_low_s64(b));
return r;
}
SIMD_INLINE uint32_t v128_sad_u8_sum(sad128_internal s) {
return (uint32_t)(v64_sad_u8_sum(s.hi) + v64_sad_u8_sum(s.lo));
}
typedef struct { ssd64_internal hi, lo; } ssd128_internal;
SIMD_INLINE ssd128_internal v128_ssd_u8_init() {
ssd128_internal s;
s.hi = s.lo = (ssd64_internal)(uint64_t)0;
return s;
}
/* Implementation dependent return value. Result must be finalised with v128_ssd_u8_sum(). */
SIMD_INLINE ssd128_internal v128_ssd_u8(ssd128_internal s, v128 a, v128 b) {
ssd128_internal r;
r.hi = v64_ssd_u8(s.hi, vget_high_s64(a), vget_high_s64(b));
r.lo = v64_ssd_u8(s.lo, vget_low_s64(a), vget_low_s64(b));
return r;
}
SIMD_INLINE uint32_t v128_ssd_u8_sum(ssd128_internal s) {
return (uint32_t)(v64_ssd_u8_sum(s.hi) + v64_ssd_u8_sum(s.lo));
}
SIMD_INLINE v128 v128_or(v128 x, v128 y) {
return vorrq_s64(x, y);
}
SIMD_INLINE v128 v128_xor(v128 x, v128 y) {
return veorq_s64(x, y);
}
SIMD_INLINE v128 v128_and(v128 x, v128 y) {
return vandq_s64(x, y);
}
SIMD_INLINE v128 v128_andn(v128 x, v128 y) {
return vbicq_s64(x, y);
}
SIMD_INLINE v128 v128_add_8(v128 x, v128 y) {
return vreinterpretq_s64_u8(vaddq_u8(vreinterpretq_u8_s64(x), vreinterpretq_u8_s64(y)));
}
SIMD_INLINE v128 v128_add_16(v128 x, v128 y) {
return vreinterpretq_s64_s16(vaddq_s16(vreinterpretq_s16_s64(x), vreinterpretq_s16_s64(y)));
}
SIMD_INLINE v128 v128_sadd_s16(v128 x, v128 y) {
return vreinterpretq_s64_s16(vqaddq_s16(vreinterpretq_s16_s64(x), vreinterpretq_s16_s64(y)));
}
SIMD_INLINE v128 v128_add_32(v128 x, v128 y) {
return vreinterpretq_s64_u32(vaddq_u32(vreinterpretq_u32_s64(x), vreinterpretq_u32_s64(y)));
}
SIMD_INLINE v128 v128_add_64(v128 x, v128 y) {
return vreinterpretq_s64_u64(vaddq_u64(vreinterpretq_u64_s64(x), vreinterpretq_u64_s64(y)));
}
SIMD_INLINE v128 v128_sub_8(v128 x, v128 y) {
return vreinterpretq_s64_u8(vsubq_u8(vreinterpretq_u8_s64(x), vreinterpretq_u8_s64(y)));
}
SIMD_INLINE v128 v128_sub_16(v128 x, v128 y) {
return vreinterpretq_s64_s16(vsubq_s16(vreinterpretq_s16_s64(x), vreinterpretq_s16_s64(y)));
}
SIMD_INLINE v128 v128_ssub_s16(v128 x, v128 y) {
return vreinterpretq_s64_s16(vqsubq_s16(vreinterpretq_s16_s64(x), vreinterpretq_s16_s64(y)));
}
SIMD_INLINE v128 v128_ssub_u8(v128 x, v128 y) {
return vreinterpretq_s64_u8(vqsubq_u8(vreinterpretq_u8_s64(x), vreinterpretq_u8_s64(y)));
}
SIMD_INLINE v128 v128_ssub_s8(v128 x, v128 y) {
return vreinterpretq_s64_s8(vqsubq_s8(vreinterpretq_s8_s64(x), vreinterpretq_s8_s64(y)));
}
SIMD_INLINE v128 v128_sub_32(v128 x, v128 y) {
return vreinterpretq_s64_s32(vsubq_s32(vreinterpretq_s32_s64(x), vreinterpretq_s32_s64(y)));
}
SIMD_INLINE v128 v128_sub_64(v128 x, v128 y) {
return vsubq_s64(x, y);
}
SIMD_INLINE v128 v128_abs_s16(v128 x) {
return vreinterpretq_s64_s16(vabsq_s16(vreinterpretq_s16_s64(x)));
}
SIMD_INLINE v128 v128_mul_s16(v64 a, v64 b) {
return vreinterpretq_s64_s32(vmull_s16(vreinterpret_s16_s64(a), vreinterpret_s16_s64(b)));
}
SIMD_INLINE v128 v128_mullo_s16(v128 a, v128 b) {
return vreinterpretq_s64_s16(vmulq_s16(vreinterpretq_s16_s64(a), vreinterpretq_s16_s64(b)));
}
SIMD_INLINE v128 v128_mulhi_s16(v128 a, v128 b) {
return v128_from_v64(v64_mulhi_s16(vget_high_s64(a),vget_high_s64(b)),
v64_mulhi_s16(vget_low_s64(a),vget_low_s64(b)));
}
SIMD_INLINE v128 v128_mullo_s32(v128 a, v128 b) {
return vreinterpretq_s64_s32(vmulq_s32(vreinterpretq_s32_s64(a), vreinterpretq_s32_s64(b)));
}
SIMD_INLINE v128 v128_madd_s16(v128 a, v128 b) {
return v128_from_v64(v64_madd_s16(vget_high_s64(a),vget_high_s64(b)),
v64_madd_s16(vget_low_s64(a),vget_low_s64(b)));
}
SIMD_INLINE v128 v128_madd_us8(v128 a, v128 b) {
return v128_from_v64(v64_madd_us8(vget_high_s64(a),vget_high_s64(b)),
v64_madd_us8(vget_low_s64(a),vget_low_s64(b)));
}
SIMD_INLINE v128 v128_avg_u8(v128 x, v128 y) {
return vreinterpretq_s64_u8(vrhaddq_u8(vreinterpretq_u8_s64(x), vreinterpretq_u8_s64(y)));
}
SIMD_INLINE v128 v128_rdavg_u8(v128 x, v128 y) {
return vreinterpretq_s64_u8(vhaddq_u8(vreinterpretq_u8_s64(x), vreinterpretq_u8_s64(y)));
}
SIMD_INLINE v128 v128_rdavg_u16(v128 x, v128 y) {
return vreinterpretq_s64_u16(vhaddq_u16(vreinterpretq_u16_s64(x), vreinterpretq_u16_s64(y)));
}
SIMD_INLINE v128 v128_avg_u16(v128 x, v128 y) {
return vreinterpretq_s64_u16(vrhaddq_u16(vreinterpretq_u16_s64(x), vreinterpretq_u16_s64(y)));
}
SIMD_INLINE v128 v128_min_u8(v128 x, v128 y) {
return vreinterpretq_s64_u8(vminq_u8(vreinterpretq_u8_s64(x), vreinterpretq_u8_s64(y)));
}
SIMD_INLINE v128 v128_max_u8(v128 x, v128 y) {
return vreinterpretq_s64_u8(vmaxq_u8(vreinterpretq_u8_s64(x), vreinterpretq_u8_s64(y)));
}
SIMD_INLINE v128 v128_min_s8(v128 x, v128 y) {
return vreinterpretq_s64_s8(vminq_s8(vreinterpretq_s8_s64(x), vreinterpretq_s8_s64(y)));
}
SIMD_INLINE v128 v128_max_s8(v128 x, v128 y) {
return vreinterpretq_s64_s8(vmaxq_s8(vreinterpretq_s8_s64(x), vreinterpretq_s8_s64(y)));
}
SIMD_INLINE v128 v128_min_s16(v128 x, v128 y) {
return vreinterpretq_s64_s16(vminq_s16(vreinterpretq_s16_s64(x), vreinterpretq_s16_s64(y)));
}
SIMD_INLINE v128 v128_max_s16(v128 x, v128 y) {
return vreinterpretq_s64_s16(vmaxq_s16(vreinterpretq_s16_s64(x), vreinterpretq_s16_s64(y)));
}
SIMD_INLINE v128 v128_ziplo_8(v128 x, v128 y) {
uint8x16x2_t r = vzipq_u8(vreinterpretq_u8_s64(y), vreinterpretq_u8_s64(x));
return vreinterpretq_s64_u8(r.val[0]);
}
SIMD_INLINE v128 v128_ziphi_8(v128 x, v128 y) {
uint8x16x2_t r = vzipq_u8(vreinterpretq_u8_s64(y), vreinterpretq_u8_s64(x));
return vreinterpretq_s64_u8(r.val[1]);
}
SIMD_INLINE v128 v128_zip_8(v64 x, v64 y) {
uint8x8x2_t r = vzip_u8(vreinterpret_u8_s64(y), vreinterpret_u8_s64(x));
return vreinterpretq_s64_u8(vcombine_u8(r.val[0], r.val[1]));
}
SIMD_INLINE v128 v128_ziplo_16(v128 x, v128 y) {
int16x8x2_t r = vzipq_s16(vreinterpretq_s16_s64(y), vreinterpretq_s16_s64(x));
return vreinterpretq_s64_s16(r.val[0]);
}
SIMD_INLINE v128 v128_ziphi_16(v128 x, v128 y) {
int16x8x2_t r = vzipq_s16(vreinterpretq_s16_s64(y), vreinterpretq_s16_s64(x));
return vreinterpretq_s64_s16(r.val[1]);
}
SIMD_INLINE v128 v128_zip_16(v64 x, v64 y) {
uint16x4x2_t r = vzip_u16(vreinterpret_u16_s64(y), vreinterpret_u16_s64(x));
return vreinterpretq_s64_u16(vcombine_u16(r.val[0], r.val[1]));
}
SIMD_INLINE v128 v128_ziplo_32(v128 x, v128 y) {
int32x4x2_t r = vzipq_s32(vreinterpretq_s32_s64(y), vreinterpretq_s32_s64(x));
return vreinterpretq_s64_s32(r.val[0]);
}
SIMD_INLINE v128 v128_ziphi_32(v128 x, v128 y) {
int32x4x2_t r = vzipq_s32(vreinterpretq_s32_s64(y), vreinterpretq_s32_s64(x));
return vreinterpretq_s64_s32(r.val[1]);
}
SIMD_INLINE v128 v128_zip_32(v64 x, v64 y) {
uint32x2x2_t r = vzip_u32(vreinterpret_u32_s64(y), vreinterpret_u32_s64(x));
return vreinterpretq_s64_u32(vcombine_u32(r.val[0], r.val[1]));
}
SIMD_INLINE v128 v128_ziplo_64(v128 a, v128 b) {
return v128_from_v64(vget_low_u64((uint64x2_t)a), vget_low_u64((uint64x2_t)b));
}
SIMD_INLINE v128 v128_ziphi_64(v128 a, v128 b) {
return v128_from_v64(vget_high_u64((uint64x2_t)a), vget_high_u64((uint64x2_t)b));
}
SIMD_INLINE v128 v128_unziplo_8(v128 x, v128 y) {
uint8x16x2_t r = vuzpq_u8(vreinterpretq_u8_s64(y), vreinterpretq_u8_s64(x));
return vreinterpretq_s64_u8(r.val[0]);
}
SIMD_INLINE v128 v128_unziphi_8(v128 x, v128 y) {
uint8x16x2_t r = vuzpq_u8(vreinterpretq_u8_s64(y), vreinterpretq_u8_s64(x));
return vreinterpretq_s64_u8(r.val[1]);
}
SIMD_INLINE v128 v128_unziplo_16(v128 x, v128 y) {
uint16x8x2_t r = vuzpq_u16(vreinterpretq_u16_s64(y), vreinterpretq_u16_s64(x));
return vreinterpretq_s64_u16(r.val[0]);
}
SIMD_INLINE v128 v128_unziphi_16(v128 x, v128 y) {
uint16x8x2_t r = vuzpq_u16(vreinterpretq_u16_s64(y), vreinterpretq_u16_s64(x));
return vreinterpretq_s64_u16(r.val[1]);
}
SIMD_INLINE v128 v128_unziplo_32(v128 x, v128 y) {
uint32x4x2_t r = vuzpq_u32(vreinterpretq_u32_s64(y), vreinterpretq_u32_s64(x));
return vreinterpretq_s64_u32(r.val[0]);
}
SIMD_INLINE v128 v128_unziphi_32(v128 x, v128 y) {
uint32x4x2_t r = vuzpq_u32(vreinterpretq_u32_s64(y), vreinterpretq_u32_s64(x));
return vreinterpretq_s64_u32(r.val[1]);
}
SIMD_INLINE v128 v128_unpack_u8_s16(v64 a)
{
return vreinterpretq_s64_u16(vmovl_u8(vreinterpret_u8_s64(a)));
}
SIMD_INLINE v128 v128_unpacklo_u8_s16(v128 a)
{
return vreinterpretq_s64_u16(vmovl_u8(vreinterpret_u8_s64(vget_low_s64(a))));
}
SIMD_INLINE v128 v128_unpackhi_u8_s16(v128 a)
{
return vreinterpretq_s64_u16(vmovl_u8(vreinterpret_u8_s64(vget_high_s64(a))));
}
SIMD_INLINE v128 v128_pack_s32_s16(v128 a, v128 b) {
return v128_from_v64(vreinterpret_s64_s16(vqmovn_s32(vreinterpretq_s32_s64(a))),
vreinterpret_s64_s16(vqmovn_s32(vreinterpretq_s32_s64(b))));
}
SIMD_INLINE v128 v128_pack_s32_u16(v128 a, v128 b) {
return v128_from_v64(vreinterpret_s64_u16(vqmovun_s32(vreinterpretq_s32_s64(a))),
vreinterpret_s64_u16(vqmovun_s32(vreinterpretq_s32_s64(b))));
}
SIMD_INLINE v128 v128_pack_s16_u8(v128 a, v128 b) {
return v128_from_v64(vreinterpret_s64_u8(vqmovun_s16(vreinterpretq_s16_s64(a))),
vreinterpret_s64_u8(vqmovun_s16(vreinterpretq_s16_s64(b))));
}
SIMD_INLINE v128 v128_pack_s16_s8(v128 a, v128 b) {
return v128_from_v64(vreinterpret_s64_s8(vqmovn_s16(vreinterpretq_s16_s64(a))),
vreinterpret_s64_s8(vqmovn_s16(vreinterpretq_s16_s64(b))));
}
SIMD_INLINE v128 v128_unpack_u16_s32(v64 a) {
return vreinterpretq_s64_u32(vmovl_u16(vreinterpret_u16_s64(a)));
}
SIMD_INLINE v128 v128_unpack_s16_s32(v64 a) {
return vreinterpretq_s64_s32(vmovl_s16(vreinterpret_s16_s64(a)));
}
SIMD_INLINE v128 v128_unpacklo_u16_s32(v128 a) {
return vreinterpretq_s64_u32(vmovl_u16(vreinterpret_u16_s64(vget_low_s64(a))));
}
SIMD_INLINE v128 v128_unpacklo_s16_s32(v128 a) {
return vreinterpretq_s64_s32(vmovl_s16(vreinterpret_s16_s64(vget_low_s64(a))));
}
SIMD_INLINE v128 v128_unpackhi_u16_s32(v128 a) {
return vreinterpretq_s64_u32(vmovl_u16(vreinterpret_u16_s64(vget_high_s64(a))));
}
SIMD_INLINE v128 v128_unpackhi_s16_s32(v128 a) {
return vreinterpretq_s64_s32(vmovl_s16(vreinterpret_s16_s64(vget_high_s64(a))));
}
SIMD_INLINE v128 v128_shuffle_8(v128 x, v128 pattern) {
return v128_from_64((uint64_t)vreinterpret_s64_u8(vtbl2_u8((uint8x8x2_t){{ vget_low_u8(vreinterpretq_u8_s64(x)), vget_high_u8(vreinterpretq_u8_s64(x)) }},
vreinterpret_u8_s64(vget_high_s64(pattern)))),
(uint64_t)vreinterpret_s64_u8(vtbl2_u8((uint8x8x2_t){{ vget_low_u8(vreinterpretq_u8_s64(x)), vget_high_u8(vreinterpretq_u8_s64(x)) }},
vreinterpret_u8_s64(vget_low_s64(pattern)))));
}
SIMD_INLINE v128 v128_cmpgt_s8(v128 x, v128 y) {
return vreinterpretq_s64_u8(vcgtq_s8(vreinterpretq_s8_s64(x), vreinterpretq_s8_s64(y)));
}
SIMD_INLINE v128 v128_cmplt_s8(v128 x, v128 y) {
return vreinterpretq_s64_u8(vcltq_s8(vreinterpretq_s8_s64(x), vreinterpretq_s8_s64(y)));
}
SIMD_INLINE v128 v128_cmpeq_8(v128 x, v128 y) {
return vreinterpretq_s64_u8(vceqq_u8(vreinterpretq_u8_s64(x), vreinterpretq_u8_s64(y)));
}
SIMD_INLINE v128 v128_cmpgt_s16(v128 x, v128 y) {
return vreinterpretq_s64_u16(vcgtq_s16(vreinterpretq_s16_s64(x), vreinterpretq_s16_s64(y)));
}
SIMD_INLINE v128 v128_cmplt_s16(v128 x, v128 y) {
return vreinterpretq_s64_u16(vcltq_s16(vreinterpretq_s16_s64(x), vreinterpretq_s16_s64(y)));
}
SIMD_INLINE v128 v128_cmpeq_16(v128 x, v128 y) {
return vreinterpretq_s64_u16(vceqq_s16(vreinterpretq_s16_s64(x), vreinterpretq_s16_s64(y)));
}
SIMD_INLINE v128 v128_shl_8(v128 a, unsigned int c) {
return (c > 7) ? v128_zero() : vreinterpretq_s64_u8(vshlq_u8(vreinterpretq_u8_s64(a), vdupq_n_s8(c)));
}
SIMD_INLINE v128 v128_shr_u8(v128 a, unsigned int c) {
return (c > 7) ? v128_zero() : vreinterpretq_s64_u8(vshlq_u8(vreinterpretq_u8_s64(a), vdupq_n_s8(-c)));
}
SIMD_INLINE v128 v128_shr_s8(v128 a, unsigned int c) {
return (c > 7) ? v128_ones() : vreinterpretq_s64_s8(vshlq_s8(vreinterpretq_s8_s64(a), vdupq_n_s8(-c)));
}
SIMD_INLINE v128 v128_shl_16(v128 a, unsigned int c) {
return (c > 15) ? v128_zero() : vreinterpretq_s64_u16(vshlq_u16(vreinterpretq_u16_s64(a), vdupq_n_s16(c)));
}
SIMD_INLINE v128 v128_shr_u16(v128 a, unsigned int c) {
return (c > 15) ? v128_zero() : vreinterpretq_s64_u16(vshlq_u16(vreinterpretq_u16_s64(a), vdupq_n_s16(-c)));
}
SIMD_INLINE v128 v128_shr_s16(v128 a, unsigned int c) {
return (c > 15) ? v128_ones() : vreinterpretq_s64_s16(vshlq_s16(vreinterpretq_s16_s64(a), vdupq_n_s16(-c)));
}
SIMD_INLINE v128 v128_shl_32(v128 a, unsigned int c) {
return (c > 31) ? v128_zero() : vreinterpretq_s64_u32(vshlq_u32(vreinterpretq_u32_s64(a), vdupq_n_s32(c)));
}
SIMD_INLINE v128 v128_shr_u32(v128 a, unsigned int c) {
return (c > 31) ? v128_zero() : vreinterpretq_s64_u32(vshlq_u32(vreinterpretq_u32_s64(a), vdupq_n_s32(-c)));
}
SIMD_INLINE v128 v128_shr_s32(v128 a, unsigned int c) {
return (c > 31) ? v128_ones() : vreinterpretq_s64_s32(vshlq_s32(vreinterpretq_s32_s64(a), vdupq_n_s32(-c)));
}
SIMD_INLINE v128 v128_shl_64(v128 a, unsigned int c) {
return (c > 63) ? v128_zero() : vreinterpretq_s64_u64(vshlq_u64(vreinterpretq_u64_s64(a), vdupq_n_s64(c)));
}
SIMD_INLINE v128 v128_shr_u64(v128 a, unsigned int c) {
return (c > 63) ? v128_zero() : vreinterpretq_s64_u64(vshlq_u64(vreinterpretq_u64_s64(a), vdupq_n_s64(-c)));
}
SIMD_INLINE v128 v128_shr_s64(v128 a, unsigned int c) {
return (c > 63) ? v128_ones() : vshlq_s64(a, vdupq_n_s64(-c));
}
#if __OPTIMIZE__ && !__clang__
SIMD_INLINE v128 v128_shl_n_byte(v128 a, const unsigned int n) {
return n < 8 ?
v128_from_64((uint64_t)vorr_u64(vshl_n_u64(vreinterpret_u64_s64(vget_high_s64(a)), n*8),
vshr_n_u64(vreinterpret_u64_s64(vget_low_s64(a)), (8-n)*8)),
(uint64_t)vshl_n_u64(vreinterpret_u64_s64(vget_low_s64(a)), n*8)) :
(n == 8 ? v128_from_64((uint64_t)vreinterpret_u64_s64(vget_low_s64(a)), 0) :
v128_from_64((uint64_t)vshl_n_u64(vreinterpret_u64_s64(vget_low_s64(a)), (n-8)*8), 0));
}
SIMD_INLINE v128 v128_shr_n_byte(v128 a, const unsigned int n) {
return n < 8 ?
v128_from_64(vshr_n_u64(vreinterpret_u64_s64(vget_high_s64(a)), n*8),
vorr_u64(vshr_n_u64(vreinterpret_u64_s64(vget_low_s64(a)), n*8),
vshl_n_u64(vreinterpret_u64_s64(vget_high_s64(a)), (8-n)*8))) :
(n == 8 ? v128_from_64(0, vreinterpret_u64_s64(vget_high_s64(a))) :
v128_from_64(0, vshr_n_u64(vreinterpret_u64_s64(vget_high_s64(a)), (n-8)*8)));
}
SIMD_INLINE v128 v128_shl_n_8(v128 a, const unsigned int c) {
return vreinterpretq_s64_u8(vshlq_n_u8(vreinterpretq_u8_s64(a), c));
}
SIMD_INLINE v128 v128_shr_n_u8(v128 a, const unsigned int c) {
return vreinterpretq_s64_u8(vshrq_n_u8(vreinterpretq_u8_s64(a), c));
}
SIMD_INLINE v128 v128_shr_n_s8(v128 a, const unsigned int c) {
return vreinterpretq_s64_s8(vshrq_n_s8(vreinterpretq_s8_s64(a), c));
}
SIMD_INLINE v128 v128_shl_n_16(v128 a, const unsigned int c) {
return vreinterpretq_s64_u16(vshlq_n_u16(vreinterpretq_u16_s64(a), c));
}
SIMD_INLINE v128 v128_shr_n_u16(v128 a, const unsigned int c) {
return vreinterpretq_s64_u16(vshrq_n_u16(vreinterpretq_u16_s64(a), c));
}
SIMD_INLINE v128 v128_shr_n_s16(v128 a, const unsigned int c) {
return vreinterpretq_s64_s16(vshrq_n_s16(vreinterpretq_s16_s64(a), c));
}
SIMD_INLINE v128 v128_shl_n_32(v128 a, const unsigned int c) {
return vreinterpretq_s64_u32(vshlq_n_u32(vreinterpretq_u32_s64(a), c));
}
SIMD_INLINE v128 v128_shr_n_u32(v128 a, const unsigned int c) {
return vreinterpretq_s64_u32(vshrq_n_u32(vreinterpretq_u32_s64(a), c));
}
SIMD_INLINE v128 v128_shr_n_s32(v128 a, const unsigned int c) {
return vreinterpretq_s64_s32(vshrq_n_s32(vreinterpretq_s32_s64(a), c));
}
SIMD_INLINE v128 v128_shl_n_64(v128 a, const unsigned int c) {
return vreinterpretq_s64_u64(vshlq_n_u64(vreinterpretq_u64_s64(a), c));
}
SIMD_INLINE v128 v128_shr_n_u64(v128 a, const unsigned int c) {
return vreinterpretq_s64_u64(vshrq_n_u64(vreinterpretq_u64_s64(a), c));
}
SIMD_INLINE v128 v128_shr_n_s64(v128 a, const unsigned int c) {
return vshrq_n_s64(a, c);
}
#else
SIMD_INLINE v128 v128_shl_n_byte(v128 a, const unsigned int n) {
if (n < 8)
return v128_from_v64(v64_or(v64_shl_n_byte(v128_high_v64(a), n),
v64_shr_n_byte(v128_low_v64(a), 8 - n)),
v64_shl_n_byte(v128_low_v64(a), n));
else
return v128_from_v64(v64_shl_n_byte(v128_low_v64(a), n - 8), v64_zero());
}
SIMD_INLINE v128 v128_shr_n_byte(v128 a, const unsigned int n) {
if (n < 8)
return v128_from_v64(v64_shr_n_byte(v128_high_v64(a), n),
v64_or(v64_shr_n_byte(v128_low_v64(a), n),
v64_shl_n_byte(v128_high_v64(a), 8 - n)));
else
return v128_from_v64(v64_zero(), v64_shr_n_byte(v128_high_v64(a), n - 8));
}
SIMD_INLINE v128 v128_shl_n_8(v128 a, const unsigned int c) {
return v128_shl_8(a, c);
}
SIMD_INLINE v128 v128_shr_n_u8(v128 a, const unsigned int c) {
return v128_shr_u8(a, c);
}
SIMD_INLINE v128 v128_shr_n_s8(v128 a, const unsigned int c) {
return v128_shr_s8(a, c);
}
SIMD_INLINE v128 v128_shl_n_16(v128 a, const unsigned int c) {
return v128_shl_16(a, c);
}
SIMD_INLINE v128 v128_shr_n_u16(v128 a, const unsigned int c) {
return v128_shr_u16(a, c);
}
SIMD_INLINE v128 v128_shr_n_s16(v128 a, const unsigned int c) {
return v128_shr_s16(a, c);
}
SIMD_INLINE v128 v128_shl_n_32(v128 a, const unsigned int c) {
return v128_shl_32(a, c);
}
SIMD_INLINE v128 v128_shr_n_u32(v128 a, const unsigned int c) {
return v128_shr_u32(a, c);
}
SIMD_INLINE v128 v128_shr_n_s32(v128 a, const unsigned int c) {
return v128_shr_s32(a, c);
}
SIMD_INLINE v128 v128_shl_n_64(v128 a, const unsigned int c) {
return v128_shl_64(a, c);
}
SIMD_INLINE v128 v128_shr_n_u64(v128 a, const unsigned int c) {
return v128_shr_u64(a, c);
}
SIMD_INLINE v128 v128_shr_n_s64(v128 a, const unsigned int c) {
return v128_shr_s64(a, c);
}
#endif
typedef v128 sad128_internal_u16;
// TODO: Optimise better?
SIMD_INLINE sad128_internal_u16 v128_sad_u16_init() {
return v128_zero();
}
/* Implementation dependent return value. Result must be finalised with v64_sad_u8_sum(). */
SIMD_INLINE sad128_internal_u16 v128_sad_u16(sad128_internal_u16 s, v128 a, v128 b) {
return v128_add_32(s, v128_padd_s16(v128_abs_s16(v128_sub_16(a, b))));
}
SIMD_INLINE uint32_t v128_sad_u16_sum(sad128_internal_u16 s) {
return
v128_low_u32(s) +
v128_low_u32(v128_shr_n_byte(s, 4)) +
v128_low_u32(v128_shr_n_byte(s, 8)) +
v128_low_u32(v128_shr_n_byte(s, 12));
}
typedef v128 ssd128_internal_u16;
SIMD_INLINE ssd128_internal_u16 v128_ssd_u16_init() {
return v128_zero();
}
/* Implementation dependent return value. Result must be finalised with v128_ssd_u16_sum(). */
SIMD_INLINE ssd128_internal_u16 v128_ssd_u16(ssd128_internal_u16 s, v128 a, v128 b) {
v128 d = v128_sub_16(a, b);
return v128_add_32(s, v128_madd_s16(d, d));
}
SIMD_INLINE uint32_t v128_ssd_u16_sum(ssd128_internal_u16 s) {
return
v128_low_u32(s) +
v128_low_u32(v128_shr_n_byte(s, 4)) +
v128_low_u32(v128_shr_n_byte(s, 8)) +
v128_low_u32(v128_shr_n_byte(s, 12));
}
#endif /* _V128_INTRINSICS_H */