/
clock_data-rk3066b.c
executable file
·3971 lines (3452 loc) · 109 KB
/
clock_data-rk3066b.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/* linux/arch/arm/mach-rk30/clock_data.c
*
* Copyright (C) 2012 ROCKCHIP, Inc.
*
* This software is licensed under the terms of the GNU General Public
* License version 2, as published by the Free Software Foundation, and
* may be copied, distributed, and modified under those terms.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
*/
#include <linux/clk.h>
#include <linux/clkdev.h>
#include <linux/err.h>
#include <linux/init.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/io.h>
#include <linux/delay.h>
#include <linux/hardirq.h>
#include <mach/cru.h>
#include <mach/iomux.h>
#include <mach/clock.h>
#include <mach/pmu.h>
#include <mach/dvfs.h>
#include <mach/ddr.h>
#include <mach/board.h>
#include <plat/efuse.h>
#define MHZ (1000*1000)
#define KHZ (1000)
#define CLK_LOOPS_JIFFY_REF 11996091ULL
#define CLK_LOOPS_RATE_REF (1200) //Mhz
#define CLK_LOOPS_RECALC(new_rate) div_u64(CLK_LOOPS_JIFFY_REF*(new_rate),CLK_LOOPS_RATE_REF*MHZ)
void rk30_clk_dump_regs(void);
#if 0
//flags bit
//has extern 27mhz
#define CLK_FLG_EXT_27MHZ (1<<0)
//max i2s rate
#define CLK_FLG_MAX_I2S_12288KHZ (1<<1)
#define CLK_FLG_MAX_I2S_22579_2KHZ (1<<2)
#define CLK_FLG_MAX_I2S_24576KHZ (1<<3)
#define CLK_FLG_MAX_I2S_49152KHZ (1<<4)
//uart 1m\3m
#define CLK_FLG_UART_1_3M (1<<5)
#endif
#define ARCH_RK31
struct apll_clk_set {
unsigned long rate;
u32 pllcon0;
u32 pllcon1;
u32 pllcon2; //nb=bwadj+1;0:11;nb=nf/2
u32 rst_dly;//us
u32 clksel0;
u32 clksel1;
unsigned long lpj;
};
struct pll_clk_set {
unsigned long rate;
u32 pllcon0;
u32 pllcon1;
u32 pllcon2; //nb=bwadj+1;0:11;nb=nf/2
u32 rst_dly;//us
};
#define SET_PLL_DATA(_pll_id,_table) \
{\
.id=(_pll_id),\
.table=(_table),\
}
#define _PLL_SET_CLKS(_mhz, nr, nf, no) \
{ \
.rate = (_mhz) * KHZ, \
.pllcon0 = PLL_CLKR_SET(nr)|PLL_CLKOD_SET(no), \
.pllcon1 = PLL_CLKF_SET(nf),\
.rst_dly=((nr*500)/24+1),\
}
#define _APLL_SET_LPJ(_mhz) \
.lpj= (CLK_LOOPS_JIFFY_REF * _mhz)/CLK_LOOPS_RATE_REF
#define _APLL_SET_CLKS(_mhz, nr, nf, no, _periph_div, _axi_core_div,\
_axi_div,_ahb_div, _apb_div,_ahb2apb) \
{ \
.rate = _mhz * MHZ, \
.pllcon0 = PLL_CLKR_SET(nr) | PLL_CLKOD_SET(no), \
.pllcon1 = PLL_CLKF_SET(nf),\
.clksel0 = CORE_PERIPH_W_MSK | CORE_PERIPH_##_periph_div,\
.clksel1 = CORE_ACLK_W_MSK | CORE_ACLK_##_axi_core_div,\
_APLL_SET_LPJ(_mhz),\
.rst_dly=((nr*500)/24+1),\
}
#define CRU_DIV_SET(mask,shift,max) \
.div_mask=(mask),\
.div_shift=(shift),\
.div_max=(max)
#define CRU_SRC_SET(mask,shift ) \
.src_mask=(mask),\
.src_shift=(shift)
#define CRU_PARENTS_SET(parents_array) \
.parents=(parents_array),\
.parents_num=ARRAY_SIZE((parents_array))
#define CRU_GATE_MODE_SET(_func,_IDX) \
.mode=_func,\
.gate_idx=(_IDX)
struct clk_src_sel {
struct clk *parent;
u8 value;//crt bit
u8 flag;
//selgate
};
#define GATE_CLK(NAME,PARENT,ID) \
static struct clk clk_##NAME = { \
.name = #NAME, \
.parent = &PARENT, \
.mode = gate_mode, \
.gate_idx = CLK_GATE_##ID, \
}
#ifdef RK30_CLK_OFFBOARD_TEST
u32 TEST_GRF_REG[0x240];
u32 TEST_CRU_REG[0x240];
#define cru_readl(offset) (TEST_CRU_REG[offset/4])
u32 cru_writel_is_pr(u32 offset)
{
return (offset == 0x4000);
}
void cru_writel(u32 v, u32 offset)
{
u32 mask_v = v >> 16;
TEST_CRU_REG[offset/4] &= (~mask_v);
v &= (mask_v);
TEST_CRU_REG[offset/4] |= v;
TEST_CRU_REG[offset/4] &= 0x0000ffff;
if(cru_writel_is_pr(offset)) {
CLKDATA_DBG("cru w offset=%d,set=%x,reg=%x\n", offset, v, TEST_CRU_REG[offset/4]);
}
}
void cru_writel_i2s(u32 v, u32 offset)
{
TEST_CRU_REG[offset/4] = v;
}
#define cru_writel_frac(v,offset) cru_writel_i2s((v),(offset))
#define regfile_readl(offset) (0xffffffff)
//#define pmu_readl(offset) readl(RK30_GRF_BASE + offset)
void rk30_clkdev_add(struct clk_lookup *cl);
#else
#define regfile_readl(offset) readl_relaxed(RK30_GRF_BASE + offset)
#define regfile_writel(v, offset) do { writel_relaxed(v, RK30_GRF_BASE + offset); dsb(); } while (0)
#define cru_readl(offset) readl_relaxed(RK30_CRU_BASE + offset)
#define cru_writel(v, offset) do { writel_relaxed(v, RK30_CRU_BASE + offset); dsb(); } while (0)
#define cru_writel_frac(v,offset) cru_writel((v),(offset))
#endif
//#define DEBUG
#ifdef DEBUG
#define CLKDATA_DBG(fmt, args...) printk(KERN_DEBUG "CLKDATA_DBG:\t"fmt, ##args)
#define CLKDATA_LOG(fmt, args...) printk(KERN_INFO "CLKDATA_LOG:\t"fmt, ##args)
#else
#define CLKDATA_DBG(fmt, args...) do {} while(0)
#define CLKDATA_LOG(fmt, args...) do {} while(0)
#endif
#define CLKDATA_ERR(fmt, args...) printk(KERN_ERR "CLKDATA_ERR:\t"fmt, ##args)
#define CLKDATA_WARNNING(fmt, args...) printk("CLKDATA_WANNING:\t"fmt, ##args)
#define get_cru_bits(con,mask,shift)\
((cru_readl((con)) >> (shift)) & (mask))
#define set_cru_bits_w_msk(val,mask,shift,con)\
cru_writel(((mask)<<(shift+16))|((val)<<(shift)),(con))
#define PLLS_IN_NORM(pll_id) (((cru_readl(CRU_MODE_CON)&PLL_MODE_MSK(pll_id))==(PLL_MODE_NORM(pll_id)&PLL_MODE_MSK(pll_id)))\
&&!(cru_readl(PLL_CONS(pll_id,3))&PLL_BYPASS))
static u32 rk30_clock_flags = 0;
static struct clk codec_pll_clk;
static struct clk general_pll_clk;
static struct clk arm_pll_clk;
static unsigned long lpj_gpll;
static unsigned int __initdata armclk = 504 * MHZ;
/************************clk recalc div rate*********************************/
//for free div
static unsigned long clksel_recalc_div(struct clk *clk)
{
u32 div = get_cru_bits(clk->clksel_con, clk->div_mask, clk->div_shift) + 1;
unsigned long rate = clk->parent->rate / div;
pr_debug("%s new clock rate is %lu (div %u)\n", clk->name, rate, div);
return rate;
}
//for div 1 2 4 2^n
static unsigned long clksel_recalc_shift(struct clk *clk)
{
u32 shift = get_cru_bits(clk->clksel_con, clk->div_mask, clk->div_shift);
unsigned long rate = clk->parent->rate >> shift;
pr_debug("%s new clock rate is %lu (shift %u)\n", clk->name, rate, shift);
return rate;
}
static unsigned long clksel_recalc_shift_2(struct clk *clk)
{
u32 shift = get_cru_bits(clk->clksel_con, clk->div_mask, clk->div_shift) + 1;
unsigned long rate = clk->parent->rate >> shift;
pr_debug("%s new clock rate is %lu (shift %u)\n", clk->name, rate, shift);
return rate;
}
static unsigned long clksel_recalc_parent_rate(struct clk *clk)
{
unsigned long rate = clk->parent->rate;
pr_debug("%s new clock rate is %lu\n", clk->name, rate);
return rate;
}
/********************************set div rate***********************************/
//for free div
static int clksel_set_rate_freediv(struct clk *clk, unsigned long rate)
{
u32 div;
for (div = 0; div < clk->div_max; div++) {
u32 new_rate = clk->parent->rate / (div + 1);
if (new_rate <= rate) {
set_cru_bits_w_msk(div, clk->div_mask, clk->div_shift, clk->clksel_con);
//clk->rate = new_rate;
pr_debug("clksel_set_rate_freediv for clock %s to rate %ld (div %d)\n",
clk->name, rate, div + 1);
return 0;
}
}
return -ENOENT;
}
//for div 1 2 4 2^n
static int clksel_set_rate_shift(struct clk *clk, unsigned long rate)
{
u32 shift;
for (shift = 0; (1 << shift) < clk->div_max; shift++) {
u32 new_rate = clk->parent->rate >> shift;
if (new_rate <= rate) {
set_cru_bits_w_msk(shift, clk->div_mask, clk->div_shift, clk->clksel_con);
clk->rate = new_rate;
pr_debug("clksel_set_rate_shift for clock %s to rate %ld (shift %d)\n",
clk->name, rate, shift);
return 0;
}
}
return -ENOENT;
}
//for div 2 4 2^n
static int clksel_set_rate_shift_2(struct clk *clk, unsigned long rate)
{
u32 shift;
for (shift = 1; (1 << shift) < clk->div_max; shift++) {
u32 new_rate = clk->parent->rate >> shift;
if (new_rate <= rate) {
set_cru_bits_w_msk(shift - 1, clk->div_mask, clk->div_shift, clk->clksel_con);
clk->rate = new_rate;
pr_debug("clksel_set_rate_shift for clock %s to rate %ld (shift %d)\n",
clk->name, rate, shift);
return 0;
}
}
return -ENOENT;
}
//for div 1 2 4 2*n
static int clksel_set_rate_even(struct clk *clk, unsigned long rate)
{
u32 div = 0, new_rate = 0;
for (div = 1; div < clk->div_max; div++) {
if (div >= 3 && div % 2 != 0)
continue;
new_rate = clk->parent->rate / div;
if (new_rate <= rate) {
set_cru_bits_w_msk(div - 1, clk->div_mask, clk->div_shift, clk->clksel_con);
clk->rate = new_rate;
pr_debug("%s for clock %s to rate %ld (even div = %d)\n",
__func__, clk->name, rate, div);
return 0;
}
}
return -ENOENT;
}
static u32 clk_get_evendiv(unsigned long rate_out, unsigned long rate , u32 div_max)
{
u32 div;
unsigned long new_rate;
for (div = 1; div < div_max; div += 2) {
new_rate = rate / (div + 1);
if (new_rate <= rate_out) {
return div + 1;
}
}
return div_max ? div_max : 1;
}
static u32 clk_get_freediv(unsigned long rate_out, unsigned long rate , u32 div_max)
{
u32 div;
unsigned long new_rate;
for (div = 0; div < div_max; div++) {
new_rate = rate / (div + 1);
if (new_rate <= rate_out) {
return div + 1;
}
}
return div_max ? div_max : 1;
}
struct clk *get_evendiv_parents_div(struct clk *clk, unsigned long rate, u32 *div_out) {
u32 div[2] = {0, 0};
unsigned long new_rate[2] = {0, 0};
u32 i;
if(clk->rate == rate)
return clk->parent;
for(i = 0; i < 2; i++) {
div[i] = clk_get_evendiv(rate, clk->parents[i]->rate, clk->div_max);
new_rate[i] = clk->parents[i]->rate / div[i];
if(new_rate[i] == rate) {
*div_out = div[i];
return clk->parents[i];
}
}
if(new_rate[0] < new_rate[1])
i = 1;
else
i = 0;
*div_out = div[i];
return clk->parents[i];
}
struct clk *get_freediv_parents_div(struct clk *clk, unsigned long rate, u32 *div_out) {
u32 div[2] = {0, 0};
unsigned long new_rate[2] = {0, 0};
u32 i;
if(clk->rate == rate)
return clk->parent;
for(i = 0; i < 2; i++) {
div[i] = clk_get_freediv(rate, clk->parents[i]->rate, clk->div_max);
new_rate[i] = clk->parents[i]->rate / div[i];
if(new_rate[i] == rate) {
*div_out = div[i];
return clk->parents[i];
}
}
if(new_rate[0] < new_rate[1])
i = 1;
else
i = 0;
*div_out = div[i];
return clk->parents[i];
}
static int clkset_rate_evendiv_autosel_parents(struct clk *clk, unsigned long rate)
{
struct clk *p_clk;
u32 div, old_div;
int ret = 0;
if(clk->rate == rate)
return 0;
p_clk = get_evendiv_parents_div(clk, rate, &div);
if(!p_clk)
return -ENOENT;
CLKDATA_DBG("%s %lu,form %s\n", clk->name, rate, p_clk->name);
if (clk->parent != p_clk) {
old_div = CRU_GET_REG_BITS_VAL(cru_readl(clk->clksel_con), clk->div_shift, clk->div_mask) + 1;
if(div > old_div) {
set_cru_bits_w_msk(div - 1, clk->div_mask, clk->div_shift, clk->clksel_con);
}
ret = clk_set_parent_nolock(clk, p_clk);
if(ret) {
CLKDATA_ERR("%s can't set %lu,reparent err\n", clk->name, rate);
return -ENOENT;
}
}
//set div
set_cru_bits_w_msk(div - 1, clk->div_mask, clk->div_shift, clk->clksel_con);
return 0;
}
static int clkset_rate_freediv_autosel_parents(struct clk *clk, unsigned long rate)
{
struct clk *p_clk;
u32 div, old_div;
int ret = 0;
if(clk->rate == rate)
return 0;
p_clk = get_freediv_parents_div(clk, rate, &div);
if(!p_clk)
return -ENOENT;
CLKDATA_DBG("%s %lu,form %s\n", clk->name, rate, p_clk->name);
if (clk->parent != p_clk) {
old_div = CRU_GET_REG_BITS_VAL(cru_readl(clk->clksel_con), clk->div_shift, clk->div_mask) + 1;
if(div > old_div) {
set_cru_bits_w_msk(div - 1, clk->div_mask, clk->div_shift, clk->clksel_con);
}
ret = clk_set_parent_nolock(clk, p_clk);
if(ret) {
CLKDATA_ERR("%s can't set %lu,reparent err\n", clk->name, rate);
return -ENOENT;
}
}
//set div
set_cru_bits_w_msk(div - 1, clk->div_mask, clk->div_shift, clk->clksel_con);
return 0;
}
//rate==div rate //hdmi
static int clk_freediv_autosel_parents_set_fixed_rate(struct clk *clk, unsigned long rate)
{
struct clk *p_clk;
u32 div, old_div;
int ret;
p_clk = get_freediv_parents_div(clk, rate, &div);
if(!p_clk)
return -ENOENT;
if((p_clk->rate / div) != rate || (p_clk->rate % div))
return -ENOENT;
if (clk->parent != p_clk) {
old_div = CRU_GET_REG_BITS_VAL(cru_readl(clk->clksel_con),
clk->div_shift, clk->div_mask) + 1;
if(div > old_div) {
set_cru_bits_w_msk(div - 1, clk->div_mask, clk->div_shift, clk->clksel_con);
}
ret = clk_set_parent_nolock(clk, p_clk);
if (ret) {
CLKDATA_DBG("%s can't get rate%lu,reparent err\n", clk->name, rate);
return ret;
}
}
//set div
set_cru_bits_w_msk(div - 1, clk->div_mask, clk->div_shift, clk->clksel_con);
return 0;
}
/***************************round********************************/
static long clksel_freediv_round_rate(struct clk *clk, unsigned long rate)
{
return clk->parent->rate / clk_get_freediv(rate, clk->parent->rate, clk->div_max);
}
static long clk_freediv_round_autosel_parents_rate(struct clk *clk, unsigned long rate)
{
u32 div;
struct clk *p_clk;
if(clk->rate == rate)
return clk->rate;
p_clk = get_freediv_parents_div(clk, rate, &div);
if(!p_clk)
return 0;
return p_clk->rate / div;
}
/**************************************others seting************************************/
static struct clk *clksel_get_parent(struct clk *clk) {
return clk->parents[(cru_readl(clk->clksel_con) >> clk->src_shift) & clk->src_mask];
}
static int clksel_set_parent(struct clk *clk, struct clk *parent)
{
u32 i;
if (unlikely(!clk->parents))
return -EINVAL;
for (i = 0; (i < clk->parents_num); i++) {
if (clk->parents[i] != parent)
continue;
set_cru_bits_w_msk(i, clk->src_mask, clk->src_shift, clk->clksel_con);
return 0;
}
return -EINVAL;
}
static int gate_mode(struct clk *clk, int on)
{
int idx = clk->gate_idx;
if (idx >= CLK_GATE_MAX)
return -EINVAL;
if(on) {
cru_writel(CLK_GATE_W_MSK(idx) | CLK_UN_GATE(idx), CLK_GATE_CLKID_CONS(idx));
//CLKDATA_DBG("un gate id=%d %s(%x),con %x\n",idx,clk->name,
// CLK_GATE_W_MSK(idx)|CLK_UN_GATE(idx),CLK_GATE_CLKID_CONS(idx));
} else {
cru_writel(CLK_GATE_W_MSK(idx) | CLK_GATE(idx), CLK_GATE_CLKID_CONS(idx));
// CLKDATA_DBG("gate id=%d %s(%x),con%x\n",idx,clk->name,
// CLK_GATE_W_MSK(idx)|CLK_GATE(idx),CLK_GATE_CLKID_CONS(idx));
}
return 0;
}
/*****************************frac set******************************************/
static unsigned long clksel_recalc_frac(struct clk *clk)
{
unsigned long rate;
u64 rate64;
u32 r = cru_readl(clk->clksel_con), numerator, denominator;
if (r == 0) // FPGA ?
return clk->parent->rate;
numerator = r >> 16;
denominator = r & 0xFFFF;
rate64 = (u64)clk->parent->rate * numerator;
do_div(rate64, denominator);
rate = rate64;
pr_debug("%s new clock rate is %lu (frac %u/%u)\n", clk->name, rate, numerator, denominator);
return rate;
}
static u32 clk_gcd(u32 numerator, u32 denominator)
{
u32 a, b;
if (!numerator || !denominator)
return 0;
if (numerator > denominator) {
a = numerator;
b = denominator;
} else {
a = denominator;
b = numerator;
}
while (b != 0) {
int r = b;
b = a % b;
a = r;
}
return a;
}
static int frac_div_get_seting(unsigned long rate_out, unsigned long rate,
u32 *numerator, u32 *denominator)
{
u32 gcd_vl;
gcd_vl = clk_gcd(rate, rate_out);
CLKDATA_DBG("frac_get_seting rate=%lu,parent=%lu,gcd=%d\n", rate_out, rate, gcd_vl);
if (!gcd_vl) {
CLKDATA_ERR("gcd=0, i2s frac div is not be supported\n");
return -ENOENT;
}
*numerator = rate_out / gcd_vl;
*denominator = rate / gcd_vl;
CLKDATA_DBG("frac_get_seting numerator=%d,denominator=%d,times=%d\n",
*numerator, *denominator, *denominator / *numerator);
if (*numerator > 0xffff || *denominator > 0xffff ||
(*denominator / (*numerator)) < 20) {
CLKDATA_ERR("can't get a available nume and deno\n");
return -ENOENT;
}
return 0;
}
/* *********************pll **************************/
#define rk30_clock_udelay(a) udelay(a);
/*********************pll lock status**********************************/
//#define GRF_SOC_CON0 0x15c
static int pll_wait_lock(int pll_idx)
{
u32 pll_state[4] = {1, 0, 2, 3};
u32 bit = 0x20u << pll_state[pll_idx];
int delay = 24000000;
while (delay > 0) {
if (regfile_readl(GRF_SOC_STATUS0) & bit)
break;
delay--;
}
if (delay == 0) {
CLKDATA_ERR("PLL_ID=%d\npll_con0=%08x\npll_con1=%08x\npll_con2=%08x\npll_con3=%08x\n", pll_idx,
cru_readl(PLL_CONS(pll_idx, 0)),
cru_readl(PLL_CONS(pll_idx, 1)),
cru_readl(PLL_CONS(pll_idx, 2)),
cru_readl(PLL_CONS(pll_idx, 3)));
CLKDATA_ERR("wait pll stat:%8x bit 0x%x time out!\n", regfile_readl(GRF_SOC_STATUS0), bit);
rk30_clock_udelay(1000);
return -1;
}
return 0;
}
/***************************pll function**********************************/
static unsigned long pll_clk_recalc(u32 pll_id, unsigned long parent_rate)
{
unsigned long rate;
if (PLLS_IN_NORM(pll_id)) {
u32 pll_con0 = cru_readl(PLL_CONS(pll_id, 0));
u32 pll_con1 = cru_readl(PLL_CONS(pll_id, 1));
u64 rate64 = (u64)parent_rate * PLL_NF(pll_con1);
/*
CLKDATA_DBG("selcon con0(%x) %x,con1(%x)%x, rate64 %llu\n",PLL_CONS(pll_id,0),pll_con0
,PLL_CONS(pll_id,1),pll_con1, rate64);
*/
//CLKDATA_DBG("pll id=%d con0=%x,con1=%x,parent=%lu\n",pll_id,pll_con0,pll_con1,parent_rate);
//CLKDATA_DBG("first pll id=%d rate is %lu (NF %d NR %d NO %d)\n",
//pll_id, rate, PLL_NF(pll_con1), PLL_NR(pll_con0), 1 << PLL_NO(pll_con0));
do_div(rate64, PLL_NR(pll_con0));
do_div(rate64, PLL_NO(pll_con0));
rate = rate64;
/*
CLKDATA_DBG("pll_clk_recalc id=%d rate=%lu (NF %d NR %d NO %d) rate64=%llu\n",
pll_id, rate, PLL_NF(pll_con1), PLL_NR(pll_con0),PLL_NO(pll_con0), rate64);
*/
} else {
rate = parent_rate;
CLKDATA_DBG("pll_clk_recalc id=%d rate=%lu by pass mode\n", pll_id, rate);
}
return rate;
}
static unsigned long plls_clk_recalc(struct clk *clk)
{
return pll_clk_recalc(clk->pll->id, clk->parent->rate);
}
static int pll_clk_set_rate(struct pll_clk_set *clk_set, u8 pll_id)
{
//enter slowmode
cru_writel(PLL_MODE_SLOW(pll_id), CRU_MODE_CON);
cru_writel((0x1<<(16+1))|(0x1<<1), PLL_CONS(pll_id, 3));
dsb();
dsb();
dsb();
dsb();
dsb();
dsb();
cru_writel(clk_set->pllcon0, PLL_CONS(pll_id, 0));
cru_writel(clk_set->pllcon1, PLL_CONS(pll_id, 1));
rk30_clock_udelay(1);
cru_writel((0x1<<(16+1)), PLL_CONS(pll_id, 3));
pll_wait_lock(pll_id);
//return form slow
cru_writel(PLL_MODE_NORM(pll_id), CRU_MODE_CON);
/*
CLKDATA_ERR("pll reg id=%d,con0=%x,con1=%x,mode=%x\n",pll_id,
cru_readl(PLL_CONS(pll_id,0)),(PLL_CONS(pll_id,1)),cru_readl(CRU_MODE_CON));
*/
return 0;
}
static int gpll_clk_set_rate(struct clk *c, unsigned long rate)
{
struct _pll_data *pll_data = c->pll;
struct pll_clk_set *clk_set = (struct pll_clk_set *)pll_data->table;
while(clk_set->rate) {
if (clk_set->rate == rate) {
break;
}
clk_set++;
}
if(clk_set->rate == rate) {
pll_clk_set_rate(clk_set, pll_data->id);
lpj_gpll = CLK_LOOPS_RECALC(rate);
} else {
CLKDATA_ERR("gpll is no corresponding rate=%lu\n", rate);
return -1;
}
return 0;
}
#define PLL_FREF_MIN (183*KHZ)
#define PLL_FREF_MAX (1500*MHZ)
#define PLL_FVCO_MIN (300*MHZ)
#define PLL_FVCO_MAX (1500*MHZ)
#define PLL_FOUT_MIN (18750*KHZ)
#define PLL_FOUT_MAX (1500*MHZ)
#define PLL_NF_MAX (65536)
#define PLL_NR_MAX (64)
#define PLL_NO_MAX (64)
static int pll_clk_get_set(unsigned long fin_hz, unsigned long fout_hz, u32 *clk_nr, u32 *clk_nf, u32 *clk_no)
{
u32 nr, nf, no, nonr;
u32 n;
u32 YFfenzi;
u32 YFfenmu;
unsigned long fref, fvco, fout;
u32 gcd_val = 0;
CLKDATA_DBG("pll_clk_get_set fin=%lu,fout=%lu\n", fin_hz, fout_hz);
if(!fin_hz || !fout_hz || fout_hz == fin_hz)
return 0;
gcd_val = clk_gcd(fin_hz, fout_hz);
YFfenzi = fout_hz / gcd_val;
YFfenmu = fin_hz / gcd_val;
for(n = 1;; n++) {
nf = YFfenzi * n;
nonr = YFfenmu * n;
if(nf > PLL_NF_MAX || nonr > (PLL_NO_MAX * PLL_NR_MAX))
break;
for(no = 1; no <= PLL_NO_MAX; no++) {
if(!(no == 1 || !(no % 2)))
continue;
if(nonr % no)
continue;
nr = nonr / no;
if(nr > PLL_NR_MAX) //PLL_NR_MAX
continue;
fref = fin_hz / nr;
if(fref < PLL_FREF_MIN || fref > PLL_FREF_MAX)
continue;
fvco = (fin_hz / nr) * nf;
if(fvco < PLL_FVCO_MIN || fvco > PLL_FVCO_MAX)
continue;
fout = fvco / no;
if(fout < PLL_FOUT_MIN || fout > PLL_FOUT_MAX)
continue;
*clk_nr = nr;
*clk_no = no;
*clk_nf = nf;
return 1;
}
}
return 0;
}
static int pll_clk_mode(struct clk *clk, int on)
{
u8 pll_id = clk->pll->id;
u32 nr = PLL_NR(cru_readl(PLL_CONS(pll_id, 0)));
u32 dly = (nr * 500) / 24 + 1;
CLKDATA_DBG("pll_mode %s(%d)\n", clk->name, on);
if (on) {
cru_writel(PLL_PWR_ON | PLL_PWR_DN_W_MSK, PLL_CONS(pll_id, 3));
rk30_clock_udelay(dly);
pll_wait_lock(pll_id);
cru_writel(PLL_MODE_NORM(pll_id), CRU_MODE_CON);
} else {
cru_writel(PLL_MODE_SLOW(pll_id), CRU_MODE_CON);
cru_writel(PLL_PWR_DN | PLL_PWR_DN_W_MSK, PLL_CONS(pll_id, 3));
}
return 0;
}
static int cpll_clk_set_rate(struct clk *c, unsigned long rate)
{
struct _pll_data *pll_data = c->pll;
struct pll_clk_set *clk_set = (struct pll_clk_set *)pll_data->table;
struct pll_clk_set temp_clk_set;
u32 clk_nr, clk_nf, clk_no;
while(clk_set->rate) {
if (clk_set->rate == rate) {
break;
}
clk_set++;
}
if(clk_set->rate == rate) {
CLKDATA_DBG("cpll get a rate\n");
pll_clk_set_rate(clk_set, pll_data->id);
} else {
CLKDATA_DBG("cpll get auto calc a rate\n");
if(pll_clk_get_set(c->parent->rate, rate, &clk_nr, &clk_nf, &clk_no) == 0) {
pr_err("cpll auto set rate error\n");
return -ENOENT;
}
CLKDATA_DBG("cpll auto ger rate set nr=%d,nf=%d,no=%d\n", clk_nr, clk_nf, clk_no);
temp_clk_set.pllcon0 = PLL_CLKR_SET(clk_nr) | PLL_CLKOD_SET(clk_no);
temp_clk_set.pllcon1 = PLL_CLKF_SET(clk_nf);
temp_clk_set.rst_dly = (clk_nr * 500) / 24 + 1;
pll_clk_set_rate(&temp_clk_set, pll_data->id);
}
return 0;
}
/* ******************fixed input clk ***********************************************/
static struct clk xin24m = {
.name = "xin24m",
.rate = 24 * MHZ,
.flags = RATE_FIXED,
};
#if 0
static struct clk xin27m = {
.name = "xin27m",
.rate = 27 * MHZ,
//CLK_GATE_XIN27M
.flags = RATE_FIXED,
};
#endif
static struct clk clk_12m = {
.name = "clk_12m",
.parent = &xin24m,
.rate = 12 * MHZ,
.flags = RATE_FIXED,
};
/************************************pll func***************************/
static const struct apll_clk_set *arm_pll_clk_get_best_pll_set(unsigned long rate,
struct apll_clk_set *tables) {
const struct apll_clk_set *ps, *pt;
/* find the arm_pll we want. */
ps = pt = tables;
while (pt->rate) {
if (pt->rate == rate) {
ps = pt;
break;
}
// we are sorted, and ps->rate > pt->rate.
if ((pt->rate > rate || (rate - pt->rate < ps->rate - rate)))
ps = pt;
if (pt->rate < rate)
break;
pt++;
}
//CLKDATA_DBG("arm pll best rate=%lu\n",ps->rate);
return ps;
}
static long arm_pll_clk_round_rate(struct clk *clk, unsigned long rate)
{
return arm_pll_clk_get_best_pll_set(rate, clk->pll->table)->rate;
}
#if 1
struct arm_clks_div_set {
u32 rate;
u32 clksel0;
u32 clksel1;
};
#define _arm_clks_div_set(_mhz,_periph_div,_axi_div,_ahb_div, _apb_div,_ahb2apb) \
{ \
.rate =_mhz,\
.clksel0 = CORE_PERIPH_W_MSK|CORE_PERIPH_##_periph_div,\
.clksel1 = CORE_ACLK_W_MSK|CORE_ACLK_##_axi_div\
|ACLK_HCLK_W_MSK|ACLK_HCLK_##_ahb_div\
|ACLK_PCLK_W_MSK|ACLK_PCLK_##_apb_div\
|AHB2APB_W_MSK |AHB2APB_##_ahb2apb,\
}
struct arm_clks_div_set arm_clk_div_tlb[] = {
_arm_clks_div_set(50 , 2, 11, 11, 11, 11),//25,50,50,50,50
_arm_clks_div_set(100 , 4, 11, 21, 21, 11),//25,100,50,50,50
_arm_clks_div_set(150 , 4, 11, 21, 21, 11),//37,150,75,75,75
_arm_clks_div_set(200 , 8, 21, 21, 21, 11),//25,100,50,50,50
_arm_clks_div_set(300 , 8, 21, 21, 21, 11),//37,150,75,75,75
_arm_clks_div_set(400 , 8, 21, 21, 41, 21),//50,200,100,50,50
_arm_clks_div_set(0 , 2, 11, 11, 11, 11),//25,50,50,50,50
};
struct arm_clks_div_set *arm_clks_get_div(u32 rate) {
int i = 0;
for(i = 0; arm_clk_div_tlb[i].rate != 0; i++) {
if(arm_clk_div_tlb[i].rate >= rate)
return &arm_clk_div_tlb[i];
}
return NULL;
}
#endif
static int arm_pll_clk_set_rate(struct clk *clk, unsigned long rate)
{
unsigned long flags;
const struct apll_clk_set *ps;
u32 pll_id = clk->pll->id;
u32 temp_div;
u32 old_aclk_div = 0, new_aclk_div;
ps = arm_pll_clk_get_best_pll_set(rate, (struct apll_clk_set *)clk->pll->table);
old_aclk_div = GET_CORE_ACLK_VAL(cru_readl(CRU_CLKSELS_CON(1))&CORE_ACLK_MSK);
new_aclk_div = GET_CORE_ACLK_VAL(ps->clksel1 & CORE_ACLK_MSK);
CLKDATA_LOG("apll will set rate(%lu) tlb con(%x,%x,%x),sel(%x,%x)\n",
ps->rate, ps->pllcon0, ps->pllcon1, ps->pllcon2, ps->clksel0, ps->clksel1);
if(general_pll_clk.rate > clk->rate) {
temp_div = clk_get_freediv(clk->rate, general_pll_clk.rate, 10);
} else {
temp_div = 1;
}
// ungating cpu gpll path
//cru_writel(CLK_GATE_W_MSK(CLK_GATE_CPU_GPLL_PATH) | CLK_UN_GATE(CLK_GATE_CPU_GPLL_PATH),
// CLK_GATE_CLKID_CONS(CLK_GATE_CPU_GPLL_PATH));
local_irq_save(flags);
//div arm clk for gpll
cru_writel(CORE_CLK_DIV_W_MSK|CORE_CLK_DIV(temp_div), CRU_CLKSELS_CON(0));
cru_writel(CORE_SEL_PLL_W_MSK|CORE_SEL_GPLL, CRU_CLKSELS_CON(0));
loops_per_jiffy = lpj_gpll / temp_div;
smp_wmb();
/*if core src don't select gpll ,apll neet to enter slow mode */
//cru_writel(PLL_MODE_SLOW(APLL_ID), CRU_MODE_CON);
do{
cru_writel(ps->pllcon0, PLL_CONS(pll_id, 0));
cru_writel(ps->pllcon1, PLL_CONS(pll_id, 1));
cru_writel((0x1<<(16+1))|(0x1<<1), PLL_CONS(pll_id, 3));
if (!(0x02 & cru_readl(PLL_CONS(pll_id, 3))))
CLKDATA_ERR("enter pll pwdn err: pll_id(%d), PLL_CONS3(%x)\n", pll_id, cru_readl(PLL_CONS(pll_id, 3)));
cru_writel(ps->pllcon0, PLL_CONS(pll_id, 0));
cru_writel(ps->pllcon1, PLL_CONS(pll_id, 1));
if (((ps->pllcon0&0xffff) != cru_readl(PLL_CONS(pll_id, 0)))
||((ps->pllcon1&0xffff) != cru_readl(PLL_CONS(pll_id, 1)))){
CLKDATA_ERR("set pll err:pllcon0:%x,pllcon1:%x\n", ps->pllcon0, ps->pllcon1);
CLKDATA_ERR("set pll err:id(%d),con0(%x), con1(%x)\n",
pll_id, cru_readl(PLL_CONS(pll_id, 0)), cru_readl(PLL_CONS(pll_id, 1)));
}
rk30_clock_udelay(1);
cru_writel((0x1<<(16+1)), PLL_CONS(pll_id, 3));
if (0x02 & cru_readl(PLL_CONS(pll_id, 3)))
printk("quit pwdn err:pll_id(%d), PLL_CONS3:(%x)\n", pll_id, cru_readl(PLL_CONS(pll_id, 3)));
} while (pll_wait_lock(pll_id));
//return form slow
//cru_writel(PLL_MODE_NORM(APLL_ID), CRU_MODE_CON);
//reparent to apll