forked from litex-hub/linux-on-litex-vexriscv
/
main.c
488 lines (432 loc) · 12.7 KB
/
main.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
/* LiteX / VexRiscv Machine Mode Emulator */
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <irq.h>
#include <uart.h>
#include <console.h>
#include <hw/flags.h>
#include <generated/csr.h>
#include <generated/mem.h>
#include "riscv.h"
#define LINUX_IMAGE_BASE 0xc0000000
#define LINUX_DTB_BASE 0xc1000000
#define max(a,b) \
({ __typeof__ (a) _a = (a); \
__typeof__ (b) _b = (b); \
_a > _b ? _a : _b; })
#define min(a,b) \
({ __typeof__ (a) _a = (a); \
__typeof__ (b) _b = (b); \
_a < _b ? _a : _b; })
extern const uint32_t _sp;
void vexriscv_machine_mode_trap(void);
/* LiteX peripherals access functions */
static void litex_putchar(char c){
uint32_t full;
full = 1;
while ((full & 0x1) != 0)
full = uart_txfull_read();
if (c != '\r')
uart_rxtx_write(c);
}
static int32_t litex_getchar(void){
int32_t c;
uint32_t empty;
c = 0xffffffff;
empty = uart_rxempty_read();
if ((empty & 0x1) == 0) {
c = uart_rxtx_read();
uart_ev_pending_write(UART_EV_RX);
}
return c;
}
static uint32_t litex_read_cpu_timer_lsb(void){
cpu_timer_latch_write(1);
return ((cpu_timer_time_read() >> 0) & 0xffffffff);
}
static uint32_t litex_read_cpu_timer_msb(void){
cpu_timer_latch_write(1);
return ((cpu_timer_time_read() >> 32) & 0xffffffff);
}
static void litex_write_cpu_timer_cmp(uint32_t low, uint32_t high){
cpu_timer_time_cmp_write(((uint64_t) high << 32) | low);
cpu_timer_latch_write(1);
}
static void debug_puts(const char *x) {
char c;
while ((c = *(x++)))
litex_putchar(c);
}
static void litex_stop(void){
#ifdef CSR_SUPERVISOR_FINISH_ADDR
supervisor_finish_write(1);
#endif
debug_puts("[emulator] STOP!\n");
while(1);
}
static void debug_stop(const char *x) {
debug_puts(x);
litex_stop();
}
#define STRINGIZE(x) STRINGIZE2(x)
#define STRINGIZE2(x) #x
#define LINE_STRING STRINGIZE(__LINE__)
#define DEBUG_STOP(msg) debug_stop("[DEBUG_STOP] " __FILE__ ":" LINE_STRING " " msg);
/* VexRiscv Registers / Words access functions */
static int vexriscv_read_register(uint32_t id){
unsigned int sp = (unsigned int) (&_sp);
return ((int*) sp)[id-32];
}
static void vexriscv_write_register(uint32_t id, int value){
uint32_t sp = (uint32_t) (&_sp);
((uint32_t*) sp)[id-32] = value;
}
static int32_t vexriscv_read_word(uint32_t address, int32_t *data){
int32_t result, tmp;
int32_t failed;
__asm__ __volatile__ (
" li %[tmp], 0x00020000\n"
" csrs mstatus, %[tmp]\n"
" la %[tmp], 1f\n"
" csrw mtvec, %[tmp]\n"
" li %[failed], 1\n"
" lw %[result], 0(%[address])\n"
" li %[failed], 0\n"
"1:\n"
" li %[tmp], 0x00020000\n"
" csrc mstatus, %[tmp]\n"
: [result]"=&r" (result), [failed]"=&r" (failed), [tmp]"=&r" (tmp)
: [address]"r" (address)
: "memory"
);
*data = result;
return failed;
}
static int32_t vexriscv_write_word(uint32_t address, int32_t data){
int32_t tmp;
int32_t failed;
__asm__ __volatile__ (
" li %[tmp], 0x00020000\n"
" csrs mstatus, %[tmp]\n"
" la %[tmp], 1f\n"
" csrw mtvec, %[tmp]\n"
" li %[failed], 1\n"
" sw %[data], 0(%[address])\n"
" li %[failed], 0\n"
"1:\n"
" li %[tmp], 0x00020000\n"
" csrc mstatus, %[tmp]\n"
: [failed]"=&r" (failed), [tmp]"=&r" (tmp)
: [address]"r" (address), [data]"r" (data)
: "memory"
);
return failed;
}
/* VexRiscv Machine Mode Emulator */
static void vexriscv_machine_mode_trap_entry(void) {
__asm__ __volatile__ (
"csrrw sp, mscratch, sp\n"
"sw x1, 1*4(sp)\n"
"sw x3, 3*4(sp)\n"
"sw x4, 4*4(sp)\n"
"sw x5, 5*4(sp)\n"
"sw x6, 6*4(sp)\n"
"sw x7, 7*4(sp)\n"
"sw x8, 8*4(sp)\n"
"sw x9, 9*4(sp)\n"
"sw x10, 10*4(sp)\n"
"sw x11, 11*4(sp)\n"
"sw x12, 12*4(sp)\n"
"sw x13, 13*4(sp)\n"
"sw x14, 14*4(sp)\n"
"sw x15, 15*4(sp)\n"
"sw x16, 16*4(sp)\n"
"sw x17, 17*4(sp)\n"
"sw x18, 18*4(sp)\n"
"sw x19, 19*4(sp)\n"
"sw x20, 20*4(sp)\n"
"sw x21, 21*4(sp)\n"
"sw x22, 22*4(sp)\n"
"sw x23, 23*4(sp)\n"
"sw x24, 24*4(sp)\n"
"sw x25, 25*4(sp)\n"
"sw x26, 26*4(sp)\n"
"sw x27, 27*4(sp)\n"
"sw x28, 28*4(sp)\n"
"sw x29, 29*4(sp)\n"
"sw x30, 30*4(sp)\n"
"sw x31, 31*4(sp)\n"
"call vexriscv_machine_mode_trap\n"
"lw x1, 1*4(sp)\n"
"lw x3, 3*4(sp)\n"
"lw x4, 4*4(sp)\n"
"lw x5, 5*4(sp)\n"
"lw x6, 6*4(sp)\n"
"lw x7, 7*4(sp)\n"
"lw x8, 8*4(sp)\n"
"lw x9, 9*4(sp)\n"
"lw x10, 10*4(sp)\n"
"lw x11, 11*4(sp)\n"
"lw x12, 12*4(sp)\n"
"lw x13, 13*4(sp)\n"
"lw x14, 14*4(sp)\n"
"lw x15, 15*4(sp)\n"
"lw x16, 16*4(sp)\n"
"lw x17, 17*4(sp)\n"
"lw x18, 18*4(sp)\n"
"lw x19, 19*4(sp)\n"
"lw x20, 20*4(sp)\n"
"lw x21, 21*4(sp)\n"
"lw x22, 22*4(sp)\n"
"lw x23, 23*4(sp)\n"
"lw x24, 24*4(sp)\n"
"lw x25, 25*4(sp)\n"
"lw x26, 26*4(sp)\n"
"lw x27, 27*4(sp)\n"
"lw x28, 28*4(sp)\n"
"lw x29, 29*4(sp)\n"
"lw x30, 30*4(sp)\n"
"lw x31, 31*4(sp)\n"
"csrrw sp, mscratch, sp\n"
"mret\n"
);
}
static void vexriscv_machine_mode_pmp_init(void)
{
/* Allow access to all the memory, ignore the illegal
instruction trap if PMPs are not supported */
uintptr_t pmpc = PMP_NAPOT | PMP_R | PMP_W | PMP_X;
asm volatile ("la t0, 1f\n\t"
"csrw mtvec, t0\n\t"
"csrw pmpaddr0, %1\n\t"
"csrw pmpcfg0, %0\n\t"
".align 2\n\t"
"1:"
: : "r" (pmpc), "r" (-1UL) : "t0");
}
static void vexriscv_machine_mode_init(void) {
vexriscv_machine_mode_pmp_init();
uint32_t sp = (uint32_t) (&_sp);
csr_write(mtvec, vexriscv_machine_mode_trap_entry);
csr_write(mscratch, sp -32*4);
csr_write(mstatus, 0x0800 | MSTATUS_MPIE);
csr_write(mie, 0);
csr_write(mepc, LINUX_IMAGE_BASE);
/* Stop in case of miss-aligned accesses */
csr_write(medeleg, MEDELEG_INSTRUCTION_PAGE_FAULT | MEDELEG_LOAD_PAGE_FAULT | MEDELEG_STORE_PAGE_FAULT | MEDELEG_USER_ENVIRONNEMENT_CALL);
csr_write(mideleg, MIDELEG_SUPERVISOR_TIMER | MIDELEG_SUPERVISOR_EXTERNAL | MIDELEG_SUPERVISOR_SOFTWARE);
/* Avoid simulation missmatch */
csr_write(sbadaddr, 0);
}
static void vexriscv_machine_mode_trap_to_supervisor_trap(uint32_t sepc, uint32_t mstatus){
csr_write(mtvec, vexriscv_machine_mode_trap_entry);
csr_write(sbadaddr, csr_read(mbadaddr));
csr_write(scause, csr_read(mcause));
csr_write(sepc, sepc);
csr_write(mepc, csr_read(stvec));
csr_write(mstatus,
(mstatus & ~(MSTATUS_SPP | MSTATUS_MPP | MSTATUS_SIE | MSTATUS_SPIE))
| ((mstatus >> 3) & MSTATUS_SPP)
| (0x0800 | MSTATUS_MPIE)
| ((mstatus & MSTATUS_SIE) << 4)
);
}
void vexriscv_machine_mode_trap(void) {
int32_t cause = csr_read(mcause);
/* Interrupt */
if(cause < 0){
switch(cause & 0xff){
case CAUSE_MACHINE_TIMER: {
csr_set(sip, MIP_STIP);
csr_clear(mie, MIE_MTIE);
} break;
default: DEBUG_STOP("INTERRUPT") break;
}
/* Exception */
} else {
switch(cause){
/* Illegal instruction */
case CAUSE_ILLEGAL_INSTRUCTION:{
uint32_t mepc = csr_read(mepc);
uint32_t mstatus = csr_read(mstatus);
uint32_t instr = csr_read(mbadaddr);
uint32_t opcode = instr & 0x7f;
uint32_t funct3 = (instr >> 12) & 0x7;
switch(opcode){
/* Atomic */
case 0x2f:
switch(funct3){
case 0x2:{
uint32_t sel = instr >> 27;
uint32_t addr = vexriscv_read_register((instr >> 15) & 0x1f);
int32_t src = vexriscv_read_register((instr >> 20) & 0x1f);
uint32_t rd = (instr >> 7) & 0x1f;
int32_t read_value;
int32_t write_value = 0
;
if(vexriscv_read_word(addr, &read_value)) {
vexriscv_machine_mode_trap_to_supervisor_trap(mepc, mstatus);
return;
}
switch(sel){
case 0x0: write_value = src + read_value; break;
case 0x1: write_value = src; break;
case 0x2: break; /* LR, SC done in hardware (cheap) and require */
case 0x3: break; /* to keep track of context switches */
case 0x4: write_value = src ^ read_value; break;
case 0xC: write_value = src & read_value; break;
case 0x8: write_value = src | read_value; break;
case 0x10: write_value = min(src, read_value); break;
case 0x14: write_value = max(src, read_value); break;
case 0x18: write_value = min((unsigned int)src, (unsigned int)read_value); break;
case 0x1C: write_value = max((unsigned int)src, (unsigned int)read_value); break;
default: litex_stop(); return; break;
}
if(vexriscv_write_word(addr, write_value)){
vexriscv_machine_mode_trap_to_supervisor_trap(mepc, mstatus);
return;
}
vexriscv_write_register(rd, read_value);
csr_write(mepc, mepc + 4);
csr_write(mtvec, vexriscv_machine_mode_trap_entry); /* Restore MTVEC */
} break;
default: DEBUG_STOP("BAD ATOMIC") break;
} break;
/* CSR */
case 0x73:{
uint32_t input = (instr & 0x4000) ? ((instr >> 15) & 0x1f) : vexriscv_read_register((instr >> 15) & 0x1f);
__attribute__((unused)) uint32_t clear, set;
uint32_t write;
switch (funct3 & 0x3) {
case 0: litex_stop(); break;
case 1: clear = ~0; set = input; write = 1; break;
case 2: clear = 0; set = input; write = ((instr >> 15) & 0x1f) != 0; break;
case 3: clear = input; set = 0; write = ((instr >> 15) & 0x1f) != 0; break;
}
uint32_t csrAddress = instr >> 20;
uint32_t old;
switch(csrAddress){
case RDCYCLE :
case RDINSTRET:
case RDTIME : old = litex_read_cpu_timer_lsb(); break;
case RDCYCLEH :
case RDINSTRETH:
case RDTIMEH : old = litex_read_cpu_timer_msb(); break;
default: DEBUG_STOP("BAD CSR") break;
}
if(write) {
switch(csrAddress){
default: DEBUG_STOP("CSR WRITE") break;
}
}
vexriscv_write_register((instr >> 7) & 0x1f, old);
csr_write(mepc, mepc + 4);
} break;
default: DEBUG_STOP("ILLINST") break;
}
} break;
/* System call */
case CAUSE_SCALL:{
uint32_t which = vexriscv_read_register(17);
uint32_t a0 = vexriscv_read_register(10);
uint32_t a1 = vexriscv_read_register(11);
__attribute__((unused)) uint32_t a2 = vexriscv_read_register(12);
switch(which){
case SBI_CONSOLE_PUTCHAR: {
litex_putchar(a0);
csr_write(mepc, csr_read(mepc) + 4);
} break;
case SBI_CONSOLE_GETCHAR: {
vexriscv_write_register(10, litex_getchar());
csr_write(mepc, csr_read(mepc) + 4);
} break;
case SBI_SET_TIMER: {
litex_write_cpu_timer_cmp(a0, a1);
csr_set(mie, MIE_MTIE);
csr_clear(sip, MIP_STIP);
csr_write(mepc, csr_read(mepc) + 4);
} break;
default: litex_stop(); break;
}
} break;
default: DEBUG_STOP("UNKNOWN CAUSE") break;
}
}
}
static void vexriscv_machine_mode_boot(void) {
__asm__ __volatile__ (
" li a0, 0\n"
" li a1, %0\n"
" mret"
: : "i" (LINUX_DTB_BASE)
);
}
/* Main */
static void i2c_delay(void) {
for (volatile int i = 0; i < 5000; i++)
;
}
static void set_i2c_io(uint8_t sda, uint8_t scl) {
hdmi_iic_out_write((scl & 1) << 1 | sda);
i2c_delay();
}
static uint8_t read_i2c_sda(void) {
return hdmi_iic_in_read() & 0x1;
}
static void i2c_start(void) {
set_i2c_io(1, 1);
set_i2c_io(0, 1);
set_i2c_io(0, 0);
}
static void i2c_send(uint8_t data) {
for (int i = 7; i >= 0; i--) {
uint8_t bit = (data >> i) & 0x1;
set_i2c_io(bit, 0);
set_i2c_io(bit, 1);
set_i2c_io(bit, 0);
}
set_i2c_io(1, 0);
set_i2c_io(1, 1);
set_i2c_io(1, 0);
}
static void i2c_stop(void) {
set_i2c_io(0, 0);
set_i2c_io(0, 1);
set_i2c_io(1, 1);
}
static void tfp410_write(uint8_t address, uint8_t data) {
i2c_start();
i2c_send(0x70);
i2c_send(address);
i2c_send(data);
i2c_stop();
}
static void hdmi_init(void) {
hdmi_out_initiator_hres_write(640);
hdmi_out_initiator_vres_write(480);
hdmi_out_initiator_hsync_start_write(640+16);
hdmi_out_initiator_hsync_end_write(640+16+96);
hdmi_out_initiator_hscan_write(800);
hdmi_out_initiator_vsync_start_write(480+10);
hdmi_out_initiator_vsync_end_write(480+10+2);
hdmi_out_initiator_vscan_write(525);
hdmi_out_initiator_enable_write(0);
hdmi_out_initiator_base_write(0x30000000);
hdmi_out_initiator_length_write(640*480*4);
hdmi_out_initiator_enable_write(1);
// TFP410: powered on, TMDS enabled, 24-bit, hsync/vsync, falling edge
tfp410_write(0x08, 0x35);
}
int main(void)
{
irq_setmask(0);
irq_setie(1);
uart_init();
puts("VexRiscv Machine Mode software built "__DATE__" "__TIME__"");
//hdmi_init();
printf("--========== \e[1mBooting Linux\e[0m =============--\n");
uart_sync();
vexriscv_machine_mode_init();
vexriscv_machine_mode_boot();
}