Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Why set cpuidle.off=1 on Linux CLI? #293

Open
paulmenzel opened this issue Dec 5, 2023 · 1 comment
Open

Why set cpuidle.off=1 on Linux CLI? #293

paulmenzel opened this issue Dec 5, 2023 · 1 comment
Labels
question Further information is requested

Comments

@paulmenzel
Copy link
Contributor

What is the reason for setting cpuidle.off=1 on the Linux kernel command line?

\cc @brandonchuang

@KanjiMonster KanjiMonster added the question Further information is requested label Dec 5, 2023
@paulmenzel
Copy link
Contributor Author

It was copied to all Accton/Edgecore devices and marvell/ac5x-db:

$ git grep cpuidle.off
packages/platforms/accton/arm64/as4224/as4224-52p/platform-config/r0/src/lib/arm64-accton-as4224-52p-r0.yml:        cpuidle.off=1
packages/platforms/accton/arm64/as4224/as4224-52t/platform-config/r0/src/lib/arm64-accton-as4224-52t-r0.yml:        cpuidle.off=1
packages/platforms/accton/arm64/as4224/as5114-48x/platform-config/r0/src/lib/arm64-accton-as5114-48x-r0.yml:        cpuidle.off=1
packages/platforms/accton/arm64/as4564-26p/platform-config/r0/src/lib/arm64-accton-as4564-26p-r0.yml:        cpuidle.off=1
packages/platforms/marvell/arm64/ac5x-db/platform-config/r0/src/lib/arm64-marvell-ac5x-db-r0.yml:        cpuidle.off=1

How to check a live system:

root@ec-as5114-48x-02:~# more /proc/cmdline
console=ttyS0,115200 earlycon=uart8250,mmio32,0xf0512000 onl_platform=arm64-accton-as5114-48x-r0 arm-smmu.disable_bypass=n maxcpus=4 pci=pcie_bus_safe cpuidle.off=1

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
question Further information is requested
Projects
None yet
Development

No branches or pull requests

2 participants