New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Gauging interest in ICT output. #9

Open

andrewkenny opened this issue Jan 3, 2017 · 0 comments

andrewkenny commented Jan 3, 2017

If there are any readers involved in electronic manufacture, you are probably well aware of in-circuit-testing.

In circuit test uses a bed of nails and an (expensive) tester to get maximum coverage of a circuit board.

In order to begin this process, each in-circuit-tester has its own way of describing the netlist and the components on it.

I am vaguely interesting in giving skidl the ability to output "board" and "board_xy" files.

The board file describes everything electrical about the pcb.
The board_xy describes everything physical about the pcb.

@xesscorp would you be interested in this functionality? If you want, I can give you a document describing the syntax of a board and board_xy file.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment