-
Notifications
You must be signed in to change notification settings - Fork 103
/
imx6ul-ccimx6ul.dtsi
342 lines (299 loc) · 7.27 KB
/
imx6ul-ccimx6ul.dtsi
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
/*
* Copyright 2016 Digi International, Inc.
*
* The code contained herein is licensed under the GNU General Public
* License. You may obtain a copy of the GNU General Public License
* Version 2 or later at the following locations:
*
* http://www.opensource.org/licenses/gpl-license.html
* http://www.gnu.org/copyleft/gpl.html
*/
/ {
memory: memory {
/* U-boot to fill memory details here */
};
reserved-memory {
#address-cells = <1>;
#size-cells = <1>;
ranges;
linux,cma {
compatible = "shared-dma-pool";
reusable;
size = <0x4000000>;
linux,cma-default;
};
};
caam_keyblob: caam-keyblob {
compatible = "fsl,sec-v4.0-keyblob";
status = "disabled";
};
};
&adc1 {
vref-supply = <&vdda_adc_3v3>;
max-channel = <9>;
status = "disabled";
};
&cpu0 {
/*
* on i.MX6UL, VDD_ARM_IN and VDD_SOC_IN are the same, yet
* to align with other platform sand use the same cpufreq
* driver, we must still use separated OPP define for ARM and SOC.
*/
operating-points = <
/* kHz uV */
528000 1175000
396000 1175000
198000 1175000
>;
fsl,soc-operating-points = <
/* KHz uV */
528000 1175000
396000 1175000
198000 1175000
>;
fsl,arm-soc-shared = <1>;
clock-frequency = <528000000>;
};
&gpc {
fsl,ldo-bypass = <1>;
};
&gpmi {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_gpmi_nand>;
status = "okay";
};
&i2c1 {
clock-frequency = <100000>;
pinctrl-names = "default", "gpio";
pinctrl-0 = <&pinctrl_i2c1>;
pinctrl-1 = <&pinctrl_i2c1_gpio>;
scl-gpios = <&gpio1 28 GPIO_ACTIVE_HIGH>;
sda-gpios = <&gpio1 29 GPIO_ACTIVE_HIGH>;
digi,atecc508a-workaround;
digi,atecc508a-sleep-delay-uS = <1000>;
status = "okay";
mca_cc6ul: mca@7e {
compatible = "digi,mca_cc6ul_dt_ids";
reg = <0x7e>;
interrupt-parent = <&gpio5>;
interrupts = <4 IRQ_TYPE_EDGE_FALLING>;
interrupt-controller;
#interrupt-cells = <2>;
fw-update-gpio = <&gpio4 14 GPIO_ACTIVE_LOW>;
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_mca_cc6ul>;
mca_gpio: gpio {
compatible = "digi,mca-cc6ul-gpio";
gpio-controller;
#gpio-cells = <2>;
interrupt-parent = <&mca_cc6ul>;
interrupt-controller;
#interrupt-cells = <2>;
};
rtc {
compatible = "digi,mca-cc6ul-rtc";
};
watchdog {
compatible = "digi,mca-cc6ul-wdt";
digi,full-reset;
};
pwrkey {
compatible = "digi,mca-cc6ul-pwrkey";
digi,key-power;
digi,key-sleep;
digi,debounce-ms = <100>;
digi,pwroff-delay-sec = <6>;
digi,pwroff-guard-sec = <30>;
};
mca_adc: adc {
compatible = "digi,mca-cc6ul-adc";
digi,adc-vref = <3000000>;
};
mca_tamper: tamper {
compatible = "digi,mca-cc6ul-tamper";
};
mca_uart: uart {
compatible = "digi,mca-cc6ul-uart";
status = "disabled";
};
};
pmic: pfuze3000@08 {
compatible = "fsl,pfuze3000";
reg = <0x08>;
fsl,nvram;
regulators {
int_3v3: sw1a {
regulator-min-microvolt = <700000>;
regulator-max-microvolt = <3300000>;
regulator-ramp-delay = <6250>;
regulator-boot-on;
regulator-always-on;
regulator-state-mem {
regulator-off-in-suspend;
};
};
vdd_arm_soc_in: sw1b {
regulator-min-microvolt = <700000>;
regulator-max-microvolt = <1475000>;
regulator-ramp-delay = <6250>;
regulator-boot-on;
regulator-always-on;
regulator-state-mem {
regulator-on-in-suspend;
regulator-suspend-microvolt = <925000>;
};
};
ext_3v3: sw2 {
regulator-min-microvolt = <2500000>;
regulator-max-microvolt = <3300000>;
regulator-ramp-delay = <6250>;
regulator-always-on;
regulator-boot-on;
regulator-state-mem {
regulator-off-in-suspend;
};
};
vcc_ddr3: sw3 {
regulator-min-microvolt = <900000>;
regulator-max-microvolt = <1650000>;
regulator-always-on;
regulator-boot-on;
regulator-state-mem {
regulator-on-in-suspend;
regulator-suspend-microvolt = <1300000>;
};
};
swbst_reg: swbst {
regulator-min-microvolt = <5000000>;
regulator-max-microvolt = <5150000>;
};
vdd_snvs_3v3: vsnvs {
regulator-min-microvolt = <1000000>;
regulator-max-microvolt = <3000000>;
regulator-boot-on;
regulator-always-on;
};
vrefddr: vrefddr {
regulator-boot-on;
regulator-always-on;
};
vdda_adc_3v3: vldo1 {
compatible = "regulator-fixed";
regulator-name = "vref-adc-3v3";
regulator-min-microvolt = <3300000>;
regulator-max-microvolt = <3300000>;
regulator-always-on;
regulator-state-mem {
regulator-off-in-suspend;
};
};
ldo2_ext: vldo2 {
regulator-min-microvolt = <800000>;
regulator-max-microvolt = <1550000>;
};
vdda_wlan: vccsd {
regulator-min-microvolt = <2850000>;
regulator-max-microvolt = <3300000>;
regulator-always-on;
regulator-boot-on;
regulator-state-mem {
regulator-off-in-suspend;
};
};
vdd_high_in: v33 {
regulator-min-microvolt = <2850000>;
regulator-max-microvolt = <3300000>;
regulator-boot-on;
regulator-always-on;
};
ldo3_int: vldo3 {
regulator-min-microvolt = <1800000>;
regulator-max-microvolt = <3300000>;
};
ldo4_ext: vldo4 {
regulator-min-microvolt = <1800000>;
regulator-max-microvolt = <3300000>;
};
vcoin_chg: vcoin {
regulator-min-microvolt = <2500000>;
regulator-max-microvolt = <3300000>;
};
};
};
};
&iomuxc {
imx6ul-ccimx6ul {
pinctrl_gpmi_nand: gpmigrp {
fsl,pins = <
MX6UL_PAD_NAND_CE0_B__RAWNAND_CE0_B 0xb0b1
MX6UL_PAD_NAND_RE_B__RAWNAND_RE_B 0xb0b1
MX6UL_PAD_NAND_WE_B__RAWNAND_WE_B 0xb0b1
MX6UL_PAD_NAND_WP_B__RAWNAND_WP_B 0xb0b1
MX6UL_PAD_NAND_ALE__RAWNAND_ALE 0xb0b1
MX6UL_PAD_NAND_CLE__RAWNAND_CLE 0xb0b1
MX6UL_PAD_NAND_DATA00__RAWNAND_DATA00 0xb0b1
MX6UL_PAD_NAND_DATA01__RAWNAND_DATA01 0xb0b1
MX6UL_PAD_NAND_DATA02__RAWNAND_DATA02 0xb0b1
MX6UL_PAD_NAND_DATA03__RAWNAND_DATA03 0xb0b1
MX6UL_PAD_NAND_DATA04__RAWNAND_DATA04 0xb0b1
MX6UL_PAD_NAND_DATA05__RAWNAND_DATA05 0xb0b1
MX6UL_PAD_NAND_DATA06__RAWNAND_DATA06 0xb0b1
MX6UL_PAD_NAND_DATA07__RAWNAND_DATA07 0xb0b1
MX6UL_PAD_NAND_READY_B__RAWNAND_READY_B 0xb0b1
>;
};
pinctrl_i2c1: i2c1grp {
fsl,pins = <
MX6UL_PAD_UART4_TX_DATA__I2C1_SCL 0x4001b8b0
MX6UL_PAD_UART4_RX_DATA__I2C1_SDA 0x4001b8b0
>;
};
pinctrl_i2c1_gpio: i2c1gpiogrp {
fsl,pins = <
MX6UL_PAD_UART4_TX_DATA__GPIO1_IO28 0x1b0b0
MX6UL_PAD_UART4_RX_DATA__GPIO1_IO29 0x1b0b0
>;
};
pinctrl_mca_cc6ul: mcagrp {
fsl,pins = <
/* MCA_nINT */
MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04 0xb0b1
/* MCA_FW_UPDATE */
MX6UL_PAD_NAND_CE1_B__GPIO4_IO14 0x30
>;
};
};
};
®_arm {
vin-supply = <&vdd_arm_soc_in>;
regulator-allow-bypass;
};
®_soc {
vin-supply = <&vdd_arm_soc_in>;
regulator-allow-bypass;
};
&snvs_poweroff {
/*
* On the CC6UL the power off support is implemented in the MCA.
* That is why the i.MX6UL power off functionality has to be disabled.
*/
status = "disabled";
};
&snvs_rtc {
/*
* On the CC6UL the RTC is implemented in the MCA. Therefore we disable
* the internal one.
*/
status = "disabled";
};
&snvs_pwrkey {
/*
* On the CC6UL the powerkey is implemented in the MCA. Therefore we disable
* the i.MX6UL builtin support.
*/
status = "disabled";
};
/* Disable the CPU watchdog. We use the MCA watchdog */
&wdog1 {
status = "disabled";
};