-
Notifications
You must be signed in to change notification settings - Fork 2
/
PHASE_ROTATOR.vhd
114 lines (86 loc) · 2.49 KB
/
PHASE_ROTATOR.vhd
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
--Package Declaration
LIBRARY IEEE;
USE ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
ENTITY PHASE_ROTATOR IS
PORT
(
clk :IN STD_LOGIC; --clk
rst :IN STD_LOGIC; --reset counter
INC :IN STD_LOGIC; --increment counter
DEC :IN STD_LOGIC; --decrement counter
P :IN STD_LOGIC_VECTOR(7 downto 0); --8 clock pulses
--outputs
CLK_early :OUT STD_LOGIC;
CLK_edge :OUT STD_LOGIC;
CLK_late :OUT STD_LOGIC
);
END ;
ARCHITECTURE Behaviour of IS
signal div_4_clk :STD_LOGIC;
signal counter :STD_LOGIC_VECTOR(2 downto 0);
COMPONENT CLKD
GENERIC
(
divide :integer
);
PORT
(
--inputs
sys_clk :IN STD_LOGIC; --system clock
rst :IN STD_LOGIC;
--outputs
div_clk :IN STD_LOGIC --divided clock
);
END COMPONENT;
begin
process(clk, rst)begin
if rst = '0' then
counter <= "000";
elsif falling_edge(clk) then
if INC = '1' then
counter <= counter + 1;
elsif DEC '1' then
counter <= counter - 1;
else
counter <= counter;
end if;
end if;
end process;
process(counter) begin
case counter is
when "000" => --0
CLK_early <= P(0);
CLK_edge <= P(2);
CLK_late <= P(4);
when "001" => --1
CLK_early <= P(1);
CLK_edge <= P(3);
CLK_late <= P(5);
when "010" => --2
CLK_early <= P(2);
CLK_edge <= P(4);
CLK_late <= P(6);
when "011" => --3
CLK_early <= P(3);
CLK_edge <= P(5);
CLK_late <= P(7);
when "100" => --4
CLK_early <= P(4);
CLK_edge <= P(6);
CLK_late <= P(0);
when "101" => --5
CLK_early <= P(5);
CLK_edge <= P(7);
CLK_late <= P(1);
when "110" => --6
CLK_early <= P(6);
CLK_edge <= P(0);
CLK_late <= P(2);
when "111" => --7
CLK_early <= P(7);
CLK_edge <= P(1);
CLK_late <= P(3);
end process
END Behaviour;