-
Notifications
You must be signed in to change notification settings - Fork 0
/
soc_system.asm.rpt
142 lines (120 loc) · 8.63 KB
/
soc_system.asm.rpt
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
Assembler report for soc_system
Fri Jul 10 20:25:09 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version
---------------------
; Table of Contents ;
---------------------
1. Legal Notice
2. Assembler Summary
3. Assembler Settings
4. Assembler Encrypted IP Cores Summary
5. Assembler Generated Files
6. Assembler Device Options: C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system.sof
7. Assembler Device Options: C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system.pof
8. Assembler Messages
----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other
applicable license agreement, including, without limitation,
that your use is for the sole purpose of programming logic
devices manufactured by Altera and sold by Altera or its
authorized distributors. Please refer to the applicable
agreement for further details.
+---------------------------------------------------------------+
; Assembler Summary ;
+-----------------------+---------------------------------------+
; Assembler Status ; Successful - Fri Jul 10 20:25:09 2015 ;
; Revision Name ; soc_system ;
; Top-level Entity Name ; soc_system ;
; Family ; Cyclone IV E ;
; Device ; EP4CE15E22C8 ;
+-----------------------+---------------------------------------+
+--------------------------------------------------------------------------------------------------------+
; Assembler Settings ;
+-----------------------------------------------------------------------------+----------+---------------+
; Option ; Setting ; Default Value ;
+-----------------------------------------------------------------------------+----------+---------------+
; Use smart compilation ; On ; Off ;
; Use configuration device ; On ; Off ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On ; On ;
; Enable compact report table ; Off ; Off ;
; Generate compressed bitstreams ; On ; On ;
; Compression mode ; Off ; Off ;
; Clock source for configuration device ; Internal ; Internal ;
; Clock frequency of the configuration device ; 10 MHZ ; 10 MHz ;
; Divide clock frequency by ; 1 ; 1 ;
; Auto user code ; On ; On ;
; Configuration device ; Auto ; Auto ;
; Configuration device auto user code ; Off ; Off ;
; Generate Tabular Text File (.ttf) For Target Device ; Off ; Off ;
; Generate Raw Binary File (.rbf) For Target Device ; Off ; Off ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off ; Off ;
; Hexadecimal Output File start address ; 0 ; 0 ;
; Hexadecimal Output File count direction ; Up ; Up ;
; Release clears before tri-states ; Off ; Off ;
; Auto-restart configuration after error ; On ; On ;
; Enable OCT_DONE ; Off ; Off ;
; Generate Serial Vector Format File (.svf) for Target Device ; Off ; Off ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device ; Off ; Off ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off ; Off ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On ; On ;
+-----------------------------------------------------------------------------+----------+---------------+
+------------------------------------------------+
; Assembler Encrypted IP Cores Summary ;
+--------+------------------------+--------------+
; Vendor ; IP Core Name ; License Type ;
+--------+------------------------+--------------+
; Altera ; Signal Tap (6AF7 BCE1) ; Licensed ;
; Altera ; Signal Tap (6AF7 BCEC) ; Licensed ;
+--------+------------------------+--------------+
+-------------------------------------------------------------------+
; Assembler Generated Files ;
+-------------------------------------------------------------------+
; File Name ;
+-------------------------------------------------------------------+
; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system.sof ;
; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system.pof ;
+-------------------------------------------------------------------+
+---------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system.sof ;
+----------------+----------------------------------------------------------------------------+
; Option ; Setting ;
+----------------+----------------------------------------------------------------------------+
; Device ; EP4CE15E22C8 ;
; JTAG usercode ; 0x0054E782 ;
; Checksum ; 0x0054E782 ;
+----------------+----------------------------------------------------------------------------+
+---------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system.pof ;
+--------------------+------------------------------------------------------------------------+
; Option ; Setting ;
+--------------------+------------------------------------------------------------------------+
; Device ; EPCS4 ;
; JTAG usercode ; 0x00000000 ;
; Checksum ; 0x0567BA35 ;
; Compression Ratio ; 2 ;
+--------------------+------------------------------------------------------------------------+
+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Assembler
Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
Info: Processing started: Fri Jul 10 20:25:07 2015
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off soc_system -c soc_system
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings
Info: Peak virtual memory: 517 megabytes
Info: Processing ended: Fri Jul 10 20:25:09 2015
Info: Elapsed time: 00:00:02
Info: Total CPU time (on all processors): 00:00:02