Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[VTA] [Chisel] fix uop load request #3643

Merged
merged 1 commit into from Jul 28, 2019
Merged

[VTA] [Chisel] fix uop load request #3643

merged 1 commit into from Jul 28, 2019

Conversation

vegaluisjose
Copy link
Member

@vegaluisjose vegaluisjose commented Jul 28, 2019

Background

Currently, micro-operations uop in VTA are 32-bit wide, which is usually lower to the number of bits used by the memory bus. In order to take full advantage of memory bandwidth, micro-ops are loaded in memory burst and written to uop memory. The cost for this approach is aligning/masking the data to be written on SRAMs with the benefit of fully utilizing the bandwidth available.

Bug

I recently found a bug when uop load-requests had an odd offset (SRAM) and even number of uop. This was causing the integration gemm test test_benchmark_gemm.py to fail. With this fix, VTA chisel is now passing the following tests (unit-tests, integration, and tutorial) except for deploy_resnet_on_vta.py

Solution

Incorporate the offset into the calculation of the size of the dma request.

@jroesch jroesch merged commit 9a542e3 into apache:master Jul 28, 2019
@vegaluisjose vegaluisjose deleted the hotfix-uop branch July 29, 2019 03:18
wweic pushed a commit to wweic/tvm that referenced this pull request Aug 9, 2019
wweic pushed a commit to neo-ai/tvm that referenced this pull request Sep 6, 2019
tqchen pushed a commit to tqchen/tvm that referenced this pull request Mar 29, 2020
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

2 participants