Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Resevered System Verilog variable (clocking) used inside mgmt_core.v #68

Open
dineshannayya opened this issue Jul 5, 2021 · 0 comments

Comments

@dineshannayya
Copy link

In File : verilog/rtl/mgmt_core.v

caravel_clocking clocking(

Instance definition "clocking" is reserved System verilog variable,

If we enable the SV swiitch (-g2005-sv) is iverilog tool is reporting this error.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant