Skip to content

Latest commit

 

History

History
171 lines (113 loc) · 10.1 KB

power_management.rst

File metadata and controls

171 lines (113 loc) · 10.1 KB
Raw

Power Management

:link_to_translation:zh_CN:[中文]

Overview

Power management algorithm included in ESP-IDF can adjust the advanced peripheral bus (APB) frequency, CPU frequency, and put the chip into Light-sleep mode to run an application at smallest possible power consumption, given the requirements of application components.

Application components can express their requirements by creating and acquiring power management locks.

For example:

  • Driver for a peripheral clocked from APB can request the APB frequency to be set to 80 MHz while the peripheral is used.
  • RTOS can request the CPU to run at the highest configured frequency while there are tasks ready to run.
  • A peripheral driver may need interrupts to be enabled, which means it has to request disabling Light-sleep.

Since requesting higher APB or CPU frequencies or disabling Light-sleep causes higher current consumption, please keep the usage of power management locks by components to a minimum.

Configuration

Power management can be enabled at compile time, using the option CONFIG_PM_ENABLE.

Enabling power management features comes at the cost of increased interrupt latency. Extra latency depends on a number of factors, such as the CPU frequency, single/dual core mode, whether or not frequency switch needs to be done. Minimum extra latency is 0.2 us (when the CPU frequency is 240 MHz and frequency scaling is not enabled). Maximum extra latency is 40 us (when frequency scaling is enabled, and a switch from 40 MHz to 80 MHz is performed on interrupt entry).

Dynamic frequency scaling (DFS) and automatic Light-sleep can be enabled in an application by calling the function :cppesp_pm_configure. Its argument is a structure defining the frequency scaling settings, :cppesp_pm_config_t. In this structure, three fields need to be initialized:

  • max_freq_mhz: Maximum CPU frequency in MHz, i.e., the frequency used when the ESP_PM_CPU_FREQ_MAX lock is acquired. This field is usually set to the default CPU frequency.
  • min_freq_mhz: Minimum CPU frequency in MHz, i.e., the frequency used when only the ESP_PM_APB_FREQ_MAX lock is acquired. This field can be set to the XTAL frequency value, or the XTAL frequency divided by an integer. Note that 10 MHz is the lowest frequency at which the default REF_TICK clock of 1 MHz can be generated.

  • light_sleep_enable: Whether the system should automatically enter Light-sleep when no locks are acquired (true/false).

    Alternatively, if you enable the option CONFIG_PM_DFS_INIT_AUTO in menuconfig, the maximum CPU frequency will be determined by the CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ setting, and the minimum CPU frequency will be locked to the XTAL frequency.

Note

Automatic Light-sleep is based on FreeRTOS Tickless Idle functionality. If automatic Light-sleep is requested while the option CONFIG_FREERTOS_USE_TICKLESS_IDLE is not enabled in menuconfig, :cppesp_pm_configure will return the error ESP_ERR_NOT_SUPPORTED.

Note

In Light-sleep, peripherals are clock gated, and interrupts (from GPIOs and internal peripherals) will not be generated. A wakeup source described in the sleep_modes documentation can be used to trigger wakeup from the Light-sleep state.

SOC_PM_SUPPORT_EXT0_WAKEUP or SOC_PM_SUPPORT_EXT1_WAKEUP

For example, the EXT0 and EXT1 wakeup sources can be used to wake up the chip via a GPIO.

Power Management Locks

{IDF_TARGET_MAX_CPU_FREQ: default="Not updated yet", esp32="80 MHz, 160 MHz, or 240 MHz", esp32s2="80 MHz, 160 MHz, or 240 MHz", esp32s3="80 MHz, 160 MHz, or 240 MHz", esp32c2="80 MHz or 120 MHz", esp32c3="80 MHz or 160 MHz", esp32c6="80 MHz or 160 MHz"}

Applications have the ability to acquire/release locks in order to control the power management algorithm. When an application acquires a lock, the power management algorithm operation is restricted in a way described below. When the lock is released, such restrictions are removed.

Power management locks have acquire/release counters. If the lock has been acquired a number of times, it needs to be released the same number of times to remove associated restrictions.

{IDF_TARGET_NAME} supports three types of locks described in the table below.

Lock Description
ESP_PM_CPU_FREQ_MAX Requests CPU frequency to be at the maximum value set with :cppesp_pm_configure. For {IDF_TARGET_NAME}, this value can be set to {IDF_TARGET_MAX_CPU_FREQ}.
ESP_PM_APB_FREQ_MAX Requests the APB frequency to be at the maximum supported value. For {IDF_TARGET_NAME}, this is 80 MHz.
ESP_PM_NO_LIGHT_SLEEP Disables automatic switching to Light-sleep.

{IDF_TARGET_NAME} Power Management Algorithm ---------------------------------------

The table below shows how CPU and APB frequencies will be switched if dynamic frequency scaling is enabled. You can specify the maximum CPU frequency with either :cppesp_pm_configure or CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ.

If none of the locks are acquired, and Light-sleep is enabled in a call to :cppesp_pm_configure, the system will go into Light-sleep mode. The duration of Light-sleep will be determined by:

  • FreeRTOS tasks blocked with finite timeouts
  • Timers registered with High resolution timer <esp_timer> APIs

Light-sleep duration is chosen to wake up the chip before the nearest event (task being unblocked, or timer elapses).

To skip unnecessary wake-up, you can consider initializing an esp_timer with the skip_unhandled_events option as true. Timers with this flag will not wake up the system and it helps to reduce consumption.

Dynamic Frequency Scaling and Peripheral Drivers

When DFS is enabled, the APB frequency can be changed multiple times within a single RTOS tick. The APB frequency change does not affect the operation of some peripherals, while other peripherals may have issues. For example, Timer Group peripheral timers keeps counting, however, the speed at which they count changes proportionally to the APB frequency.

Peripheral clock sources such as REF_TICK, XTAL, RC_FAST (i.e., RTC_8M), their frequencies will not be inflenced by APB frequency. And therefore, to ensure the peripheral behaves consistently during DFS, it is recommanded to select one of these clocks as the peripheral clock source. For more specific guidelines, please refer to the "Power Management" section of each peripheral's "API Reference > Peripherals API" page.

Currently, the following peripheral drivers are aware of DFS and use the ESP_PM_APB_FREQ_MAX lock for the duration of the transaction:

  • SPI master
  • I2C
  • I2S (If the APLL clock is used, then it will use the ESP_PM_NO_LIGHT_SLEEP lock)
  • SDMMC

The following drivers hold the ESP_PM_APB_FREQ_MAX lock while the driver is enabled:

  • SPI slave: between calls to :cppspi_slave_initialize and :cppspi_slave_free.
  • GPTimer: between calls to :cppgptimer_enable and :cppgptimer_disable.
  • Ethernet: between calls to :cppesp_eth_driver_install and :cppesp_eth_driver_uninstall.

- WiFi: between calls to :cppesp_wifi_start and :cppesp_wifi_stop. If modem sleep is enabled, the lock will be released for the periods of time when radio is disabled. :SOC_TWAI_SUPPORTED: - TWAI: between calls to :cpptwai_driver_install and :cpptwai_driver_uninstall (only when the clock source is set to :cppTWAI_CLK_SRC_APB). :SOC_BT_SUPPORTED and esp32: - Bluetooth: between calls to :cppesp_bt_controller_enable and :cppesp_bt_controller_disable. If Bluetooth Modem-sleep is enabled, the ESP_PM_APB_FREQ_MAX lock will be released for the periods of time when radio is disabled. However the ESP_PM_NO_LIGHT_SLEEP lock will still be held, unless CONFIG_BTDM_CTRL_LOW_POWER_CLOCK option is set to "External 32kHz crystal". :SOC_BT_SUPPORTED and not esp32: - Bluetooth: between calls to :cppesp_bt_controller_enable and :cppesp_bt_controller_disable. If Bluetooth Modem-sleep is enabled, the ESP_PM_APB_FREQ_MAX lock will be released for the periods of time when radio is disabled. However the ESP_PM_NO_LIGHT_SLEEP lock will still be held.

The following peripheral drivers are not aware of DFS yet. Applications need to acquire/release locks themselves, when necessary:

  • PCNT
  • Sigma-delta

- The legacy timer group driver :SOC_MCPWM_SUPPORTED: - MCPWM

Light-sleep Peripheral Power Down

esp32c6 or esp32h2

{IDF_TARGET_NAME} supports power-down peripherals during Light-sleep.

If CONFIG_PM_POWER_DOWN_PERIPHERAL_IN_LIGHT_SLEEP is enabled, when the driver initializes the peripheral, the driver will register the working register context of the peripheral to the sleep retention link. Before entering sleep, the REG_DMA peripheral reads the configuration in the sleep retention link, and back up the register context to memory according to the configuration. REG_DMA also restores context from memory to peripheral registers on wakeup.

Currently ESP-IDF supports Light-sleep context retention for the following peripherals: - INT_MTX - TEE/APM - IO_MUX / GPIO - UART0 - TIMG0 - SPI0/1 - SYSTIMER

The following peripherals are not yet supported: - ETM - TIMG1 - ASSIST_DEBUG - Trace - Crypto: AES/ECC/HMAC/RSA/SHA/DS/XTA_AES/ECDSA - SPI2 - I2C - I2S - PCNT - USB-Serial-JTAG - TWAI - LEDC - MCPWM - RMT - SARADC - SDIO - PARL_IO - UART1

For peripherals that do not support Light-sleep context retention, if the Power management is enabled, the ESP_PM_NO_LIGHT_SLEEP lock should be held when the peripheral is working to avoid losing the working context of the peripheral when entering sleep.

API Reference

inc/esp_pm.inc