/
s3_toplevel_bram.vhd
112 lines (101 loc) · 3.44 KB
/
s3_toplevel_bram.vhd
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
--
-- Copyright (c) 2015 Marko Zec, University of Zagreb
-- All rights reserved.
--
-- Redistribution and use in source and binary forms, with or without
-- modification, are permitted provided that the following conditions
-- are met:
-- 1. Redistributions of source code must retain the above copyright
-- notice, this list of conditions and the following disclaimer.
-- 2. Redistributions in binary form must reproduce the above copyright
-- notice, this list of conditions and the following disclaimer in the
-- documentation and/or other materials provided with the distribution.
--
-- THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
-- ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
-- IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
-- ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
-- FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
-- DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
-- OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
-- HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
-- LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
-- OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
-- SUCH DAMAGE.
--
-- $Id$
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
library unisim;
use unisim.vcomponents.all;
use work.f32c_pack.all;
entity glue is
generic (
-- ISA
C_arch: integer := ARCH_MI32;
-- Main clock: N * 10 MHz
C_clk_freq: integer := 70;
-- SoC configuration options
C_bram_size: integer := 32;
C_leds_btns: boolean := true
);
port (
clk_50m: in std_logic;
rs232_dce_txd: out std_logic;
rs232_dce_rxd: in std_logic;
lcd_db: out std_logic_vector(3 downto 0);
lcd_e, lcd_rs, lcd_rw: out std_logic;
j1, j2: inout std_logic_vector(3 downto 0);
led: out std_logic_vector(7 downto 0);
rot_a, rot_b, rot_center: in std_logic;
btn_south, btn_north, btn_east, btn_west: in std_logic;
sw: in std_logic_vector(3 downto 0)
);
end glue;
architecture Behavioral of glue is
signal clk: std_logic;
signal rs232_break: std_logic;
signal btns: std_logic_vector(15 downto 0);
signal lcd_7seg: std_logic_vector(15 downto 0);
begin
-- clock synthesizer
clkgen: entity work.clkgen
generic map(
C_clk_freq => C_clk_freq
)
port map(
clk_50m => clk_50m, clk => clk
);
-- reset hard-block: Xilinx Spartan-3 specific
reset: startup_spartan3
port map (
clk => clk, gsr => rs232_break, gts => rs232_break
);
-- generic BRAM glue
glue_bram: entity work.glue_bram
generic map (
C_clk_freq => C_clk_freq,
C_arch => C_arch,
C_bram_size => C_bram_size
)
port map (
clk => clk,
sio_txd(0) => rs232_dce_txd, sio_rxd(0) => rs232_dce_rxd,
sio_break(0) => rs232_break,
gpio(3 downto 0) => j1, gpio(7 downto 4) => j2,
gpio(127 downto 8) => open,
simple_out(7 downto 0) => led, simple_out(15 downto 8) => open,
simple_out(31 downto 16) => lcd_7seg,
simple_in(15 downto 0) => btns, simple_in(19 downto 16) => sw,
simple_in(31 downto 20) => x"000"
);
lcd_db <= lcd_7seg(3 downto 0);
lcd_rs <= lcd_7seg(4);
lcd_e <= lcd_7seg(5);
lcd_rw <= '0';
btns <= x"00" & '0' & rot_a & rot_b & rot_center &
btn_north & btn_south & btn_west & btn_east;
end Behavioral;