Skip to content

Latest commit

 

History

History
12 lines (8 loc) · 262 Bytes

File metadata and controls

12 lines (8 loc) · 262 Bytes

Debugging in Software

This section describes methods of debugging the target design and the simulation in FireSim, before running on the FPGA.

RTL-Simulation.rst