/
prtfsm.go
1980 lines (1834 loc) · 98.6 KB
/
prtfsm.go
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
//
//Copyright [2016] [SnapRoute Inc]
//
//Licensed under the Apache License, Version 2.0 (the "License");
//you may not use this file except in compliance with the License.
//You may obtain a copy of the License at
//
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//
// _______ __ __________ ___ _______.____ __ ____ __ .___________. ______ __ __
// | ____|| | | ____\ \ / / / |\ \ / \ / / | | | | / || | | |
// | |__ | | | |__ \ V / | (----` \ \/ \/ / | | `---| |----`| ,----'| |__| |
// | __| | | | __| > < \ \ \ / | | | | | | | __ |
// | | | `----.| |____ / . \ .----) | \ /\ / | | | | | `----.| | | |
// |__| |_______||_______/__/ \__\ |_______/ \__/ \__/ |__| |__| \______||__| |__|
//
// 802.1D-2004 17.29 Port Role Selection State Machine
//The Port Role Selection state machine shall implement the function specified by the state diagram in Figure
//17-19, the definitions in 17.13, 17.16, 17.20, and 17.21, and the variable declarations in 17.17, 17.18, and
//17.19. It selects roles for all Bridge Ports.
//On initialization all Bridge Ports are assigned the Disabled Port Role. Whenever any Bridge Port’s reselect
//variable (17.19.34) is set by the Port Information state machine (17.27), spanning tree information including
//the designatedPriority (17.19.4) and designatedTimes (17.19.5) for each Port is recomputed and its Port
//Role (selectedRole, 17.19.37) updated by the updtRolesTree() procedure (17.21.25). The reselect variables
//are cleared before computation starts so that recomputation will take place if new information becomes
//available while the computation is in progress.
//
package stp
import (
"fmt"
//"time"
"utils/fsm"
)
const PrtMachineModuleStr = "PRTM"
const (
PrtStateNone = iota + 1
// Role: Disabled
PrtStateInitPort
PrtStateDisablePort
PrtStateDisabledPort
// Role Root
PrtStateRootPort
PrtStateReRoot
PrtStateRootAgreed
PrtStateRootProposed
PrtStateRootForward
PrtStateRootLearn
PrtStateReRooted
// Role Designated
PrtStateDesignatedPort
PrtStateDesignatedRetired
PrtStateDesignatedSynced
PrtStateDesignatedPropose
PrtStateDesignatedForward
PrtStateDesignatedLearn
PrtStateDesignatedDiscard
// Role Alternate Backup
PrtStateAlternatePort
PrtStateAlternateAgreed
PrtStateAlternateProposed
PrtStateBlockPort
PrtStateBackupPort
)
var PrtStateStrMap map[fsm.State]string
func PrtMachineStrStateMapInit() {
PrtStateStrMap = make(map[fsm.State]string)
PrtStateStrMap[PrtStateNone] = "None"
PrtStateStrMap[PrtStateInitPort] = "Init Port"
PrtStateStrMap[PrtStateDisablePort] = "Disable Port"
PrtStateStrMap[PrtStateDisabledPort] = "Disabled Port"
PrtStateStrMap[PrtStateRootPort] = "Root Port"
PrtStateStrMap[PrtStateReRoot] = "Re-Root"
PrtStateStrMap[PrtStateRootAgreed] = "Root Agreed"
PrtStateStrMap[PrtStateRootProposed] = "Root Proposed"
PrtStateStrMap[PrtStateRootForward] = "Root Forward"
PrtStateStrMap[PrtStateRootLearn] = "Root Learn"
PrtStateStrMap[PrtStateReRooted] = "Re-Rooted"
PrtStateStrMap[PrtStateDesignatedPort] = "Designated Port"
PrtStateStrMap[PrtStateDesignatedRetired] = "Designated Retired"
PrtStateStrMap[PrtStateDesignatedSynced] = "Designated Synced"
PrtStateStrMap[PrtStateDesignatedPropose] = "Designated Propose"
PrtStateStrMap[PrtStateDesignatedForward] = "Designated Forward"
PrtStateStrMap[PrtStateDesignatedLearn] = "Designated Learn"
PrtStateStrMap[PrtStateDesignatedDiscard] = "Designated Discard"
PrtStateStrMap[PrtStateAlternatePort] = "Alternate Port"
PrtStateStrMap[PrtStateAlternateAgreed] = "Alternate Agreed"
PrtStateStrMap[PrtStateAlternateProposed] = "Alternate Proposed"
PrtStateStrMap[PrtStateBlockPort] = "Block Port"
PrtStateStrMap[PrtStateBackupPort] = "Backup Port"
}
const (
PrtEventBegin = iota + 1
PrtEventUnconditionallFallThrough // 2
// events taken from Figure 17.20 Disabled Port role transitions
PrtEventSelectedRoleEqualDisabledPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo // 3
PrtEventNotLearningAndNotForwardingAndSelectedAndNotUpdtInfo // 4
PrtEventFdWhileNotEqualMaxAgeAndSelectedAndNotUpdtInfo // 5
PrtEventSyncAndSelectedAndNotUpdtInfo // 6 also applies to Alternate and Backup Port role
PrtEventReRootAndSelectedAndNotUpdtInfo // 7 also applies to Alternate and Backup Port role
PrtEventNotSyncedAndSelectedAndNotUpdtInfo // 8 also applies to Alternate and Backup Port role
// events taken from Figure 17.21 Root Port role transitions
PrtEventSelectedRoleEqualRootPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo // 9
PrtEventProposedAndNotAgreeAndSelectedAndNotUpdtInfo // 10 also applies to Alternate and Backup Port role
PrtEventAllSyncedAndNotAgreeAndSelectedAndNotUpdtInfo // 11 also applies to Alternate and Backup Port role
PrtEventProposedAndAgreeAndSelectedAndNotUpdtInfo // 12 also applies to Alternate and Backup Port role
PrtEventNotForwardAndNotReRootAndSelectedAndNotUpdtInfo // 13
PrtEventRrWhileNotEqualFwdDelayAndSelectedAndNotUpdtInfo // 14
PrtEventReRootAndForwardAndSelectedAndNotUpdtInfo // 15
PrtEventFdWhileEqualZeroAndRstpVersionAndNotLearnAndSelectedAndNotUpdtInfo // 16
PrtEventReRootedAndRbWhileEqualZeroAndRstpVersionAndNotLearnAndSelectedAndNotUpdtInfo // 17
PrtEventFdWhileEqualZeroAndRstpVersionAndLearnAndNotForwardAndSelectedAndNotUpdtInfo // 18
PrtEventReRootedAndRbWhileEqualZeroAndRstpVersionAndLearnAndNotForwardAndSelectedAndNotUpdtInfo // 19
// events take from Figure 17-22 Designated port role transitions
PrtEventSelectedRoleEqualDesignatedPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo // 20
PrtEventNotForwardAndNotAgreedAndNotProposingAndNotOperEdgeAndSelectedAndNotUpdtInfo // 21
PrtEventNotLearningAndNotForwardingAndNotSyncedAndSelectedAndNotUpdtInfo // 22
PrtEventAgreedAndNotSyncedAndSelectedAndNotUpdtInfo // 23
PrtEventOperEdgeAndNotSyncedAndSelectedAndNotUpdtInfo // 24
PrtEventSyncAndSyncedAndSelectedAndNotUpdtInfo // 25
PrtEventRrWhileEqualZeroAndReRootAndSelectedAndNotUpdtInfo // 26
PrtEventSyncAndNotSyncedAndNotOperEdgeAndLearnAndSelectedAndNotUpdtInfo // 27
PrtEventSyncAndNotSyncedAndNotOperEdgeAndForwardAndSelectedAndNotUpdtInfo // 28
PrtEventReRootAndRrWhileNotEqualZeroAndNotOperEdgeAndLearnAndSelectedAndNotUpdtInfo // 29
PrtEventReRootAndRrWhileNotEqualZeroAndNotOperEdgeAndForwardAndSelectedAndNotUpdtInfo // 30
PrtEventDisputedAndNotOperEdgeAndLearnAndSelectedAndNotUpdtInfo // 31
PrtEventDisputedAndNotOperEdgeAndForwardAndSelectedAndNotUpdtInfo // 32
PrtEventFdWhileEqualZeroAndRrWhileEqualZeroAndNotSyncAndNotLearnAndSelectedAndNotUpdtInfo // 33
PrtEventFdWhileEqualZeroAndNotReRootAndNotSyncAndNotLearnSelectedAndNotUpdtInfo // 34
PrtEventAgreedAndRrWhileEqualZeroAndNotSyncAndNotLearnAndSelectedAndNotUpdtInfo // 35
PrtEventAgreedAndNotReRootAndNotSyncAndNotLearnAndSelectedAndNotUpdtInfo // 36
PrtEventOperEdgeAndRrWhileEqualZeroAndNotSyncAndNotLearnAndSelectedAndNotUpdtInfo // 37
PrtEventOperEdgeAndNotReRootAndNotSyncAndNotLearnAndSelectedAndNotUpdtInfo // 38
PrtEventNotReRootAndNotSyncAndNotLearnAndSelectedAndNotUpdtInfo // 39
PrtEventFdWhileEqualZeroAndRrWhileEqualZeroAndNotSyncAndLearnAndNotForwardSelectedAndNotUpdtInfo // 40
PrtEventFdWhileEqualZeroAndNotReRootAndNotSyncAndLearnAndNotForwardSelectedAndNotUpdtInfo // 41
PrtEventAgreedAndRrWhileEqualZeroAndNotSyncAndLearnAndNotForwardAndSelectedAndNotUpdtInfo // 42
PrtEventAgreedAndNotReRootAndNotSyncAndLearnAndNotForwardAndSelectedAndNotUpdtInfo // 43
PrtEventOperEdgeAndRrWhileEqualZeroAndNotSyncAndLearnAndNotForwardAndSelectedAndNotUpdtInfo // 44
PrtEventOperEdgeAndNotReRootAndNotSyncAndLearnAndNotForwardAndSelectedAndNotUpdtInfo // 45
PrtEventNotReRootAndNotSyncAndLearnAndNotForwardAndSelectedAndNotUpdtInfo // 46
// events taken from Figure 17-23 Alternate and Backup Port role transitions
PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo // 47
PrtEventSelectedRoleEqualBackupPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo // 48
PrtEventRbWhileNotEqualTwoTimesHelloTimeAndRoleEqualsBackupPortAndSelectedAndNotUpdtInfo // 49
PrtEventFdWhileNotEqualForwardDelayAndSelectedAndNotUpdtInfo // 50
)
// PrtMachine holds FSM and current State
// and event channels for State transitions
type PrtMachine struct {
Machine *fsm.Machine
// State transition log
log chan string
// Reference to StpPort
p *StpPort
// machine specific events
PrtEvents chan MachineEvent
// enable logging
PrtLogEnableEvent chan bool
}
func (m *PrtMachine) GetCurrStateStr() string {
return PrtStateStrMap[m.Machine.Curr.CurrentState()]
}
func (m *PrtMachine) GetPrevStateStr() string {
return PrtStateStrMap[m.Machine.Curr.PreviousState()]
}
// NewStpPrtMachine will create a new instance of the LacpRxMachine
func NewStpPrtMachine(p *StpPort) *PrtMachine {
prtm := &PrtMachine{
p: p,
PrtEvents: make(chan MachineEvent, 50),
PrtLogEnableEvent: make(chan bool)}
p.PrtMachineFsm = prtm
return prtm
}
func (prtm *PrtMachine) PrtLogger(s string) {
StpMachineLogger("DEBUG", PrtMachineModuleStr, prtm.p.IfIndex, prtm.p.BrgIfIndex, s)
}
// A helpful function that lets us apply arbitrary rulesets to this
// instances State machine without reallocating the machine.
func (prtm *PrtMachine) Apply(r *fsm.Ruleset) *fsm.Machine {
if prtm.Machine == nil {
prtm.Machine = &fsm.Machine{}
}
// Assign the ruleset to be used for this machine
prtm.Machine.Rules = r
prtm.Machine.Curr = &StpStateEvent{
strStateMap: PrtStateStrMap,
logEna: true,
logger: prtm.PrtLogger,
owner: PrtMachineModuleStr,
ps: PrtStateNone,
s: PrtStateNone,
}
return prtm.Machine
}
// Stop should clean up all resources
func (prtm *PrtMachine) Stop() {
close(prtm.PrtEvents)
close(prtm.PrtLogEnableEvent)
}
// PrtMachineInitPort
func (prtm *PrtMachine) PrtMachineInitPort(m fsm.Machine, data interface{}) fsm.State {
p := prtm.p
defer prtm.NotifyRoleChanged(p.Role, PortRoleDisabledPort)
p.Role = PortRoleDisabledPort
defer prtm.NotifyLearnChanged(p.Learn, false)
p.Learn = false
defer prtm.NotifyForwardChanged(p.Forward, false)
p.Forward = false
p.Synced = false
p.Sync = true
p.ReRoot = true
p.RrWhileTimer.count = int32(p.b.BridgeTimes.ForwardingDelay)
p.FdWhileTimer.count = int32(p.b.BridgeTimes.MaxAge)
p.RbWhileTimer.count = 0
return PrtStateInitPort
}
//PrtMachineDisablePort
func (prtm *PrtMachine) PrtMachineDisablePort(m fsm.Machine, data interface{}) fsm.State {
p := prtm.p
defer prtm.NotifyRoleChanged(p.Role, p.SelectedRole)
p.Role = p.SelectedRole
defer prtm.NotifyLearnChanged(p.Learn, false)
p.Learn = false
defer prtm.NotifyForwardChanged(p.Forward, false)
p.Forward = false
return PrtStateDisablePort
}
//PrtMachineDisablePort
func (prtm *PrtMachine) PrtMachineDisabledPort(m fsm.Machine, data interface{}) fsm.State {
p := prtm.p
p.FdWhileTimer.count = int32(p.b.BridgeTimes.MaxAge)
p.Synced = true
p.RrWhileTimer.count = 0
p.Sync = false
p.ReRoot = false
return PrtStateDisabledPort
}
//PrtMachineRootProposed
func (prtm *PrtMachine) PrtMachineRootProposed(m fsm.Machine, data interface{}) fsm.State {
p := prtm.p
prtm.setSyncTree(p.IfIndex)
p.Proposed = false
return PrtStateRootProposed
}
//PrtMachineRootAgreed
func (prtm *PrtMachine) PrtMachineRootAgreed(m fsm.Machine, data interface{}) fsm.State {
p := prtm.p
p.Proposed = false
p.Sync = false
p.Agree = true
defer prtm.NotifyNewInfoChanged(p.NewInfo, true)
p.NewInfo = true
return PrtStateRootAgreed
}
//PrtMachineReroot
func (prtm *PrtMachine) PrtMachineReRoot(m fsm.Machine, data interface{}) fsm.State {
p := prtm.p
prtm.setReRootTree(p.IfIndex)
return PrtStateReRoot
}
//PrtMachineRootForward
func (prtm *PrtMachine) PrtMachineRootForward(m fsm.Machine, data interface{}) fsm.State {
p := prtm.p
p.FdWhileTimer.count = 0
defer prtm.NotifyForwardChanged(p.Forward, true)
p.Forward = true
return PrtStateRootForward
}
//PrtMachineRootLearn
func (prtm *PrtMachine) PrtMachineRootLearn(m fsm.Machine, data interface{}) fsm.State {
p := prtm.p
p.FdWhileTimer.count = int32(p.PortTimes.ForwardingDelay)
defer prtm.NotifyLearnChanged(p.Learn, true)
p.Learn = true
return PrtStateRootLearn
}
//PrtMachineReRooted
func (prtm *PrtMachine) PrtMachineReRooted(m fsm.Machine, data interface{}) fsm.State {
p := prtm.p
p.ReRoot = false
return PrtStateReRooted
}
//PrtMachineRootPort
func (prtm *PrtMachine) PrtMachineRootPort(m fsm.Machine, data interface{}) fsm.State {
p := prtm.p
defer prtm.NotifyRoleChanged(p.Role, PortRoleRootPort)
p.Role = PortRoleRootPort
p.RrWhileTimer.count = int32(p.PortTimes.ForwardingDelay)
return PrtStateRootPort
}
//PrtMachineDesignatedPropose
func (prtm *PrtMachine) PrtMachineDesignatedPropose(m fsm.Machine, data interface{}) fsm.State {
p := prtm.p
defer p.NotifyProposingChanged(PrtMachineModuleStr, p.Proposing, true)
p.Proposing = true
p.EdgeDelayWhileTimer.count = int32(p.EdgeDelay())
defer prtm.NotifyNewInfoChanged(p.NewInfo, true)
p.NewInfo = true
return PrtStateDesignatedPropose
}
//PrtMachineDesignatedSynced
func (prtm *PrtMachine) PrtMachineDesignatedSynced(m fsm.Machine, data interface{}) fsm.State {
p := prtm.p
p.RrWhileTimer.count = 0
p.Synced = true
p.Sync = false
return PrtStateDesignatedSynced
}
//PrtMachineDesignatedRetired
func (prtm *PrtMachine) PrtMachineDesignatedRetired(m fsm.Machine, data interface{}) fsm.State {
p := prtm.p
p.ReRoot = false
return PrtStateDesignatedRetired
}
//PrtMachineDesignatedForward
func (prtm *PrtMachine) PrtMachineDesignatedForward(m fsm.Machine, data interface{}) fsm.State {
p := prtm.p
defer prtm.NotifyForwardChanged(p.Forward, true)
p.Forward = true
p.FdWhileTimer.count = 0
p.Agreed = p.SendRSTP
return PrtStateDesignatedForward
}
//PrtMachineDesignatedLearn
func (prtm *PrtMachine) PrtMachineDesignatedLearn(m fsm.Machine, data interface{}) fsm.State {
p := prtm.p
defer prtm.NotifyLearnChanged(p.Learn, true)
p.Learn = true
p.FdWhileTimer.count = int32(p.PortTimes.ForwardingDelay)
return PrtStateDesignatedLearn
}
//PrtMachineDesignatedDiscard
func (prtm *PrtMachine) PrtMachineDesignatedDiscard(m fsm.Machine, data interface{}) fsm.State {
p := prtm.p
defer prtm.NotifyLearnChanged(p.Learn, false)
p.Learn = false
defer prtm.NotifyForwardChanged(p.Forward, false)
p.Forward = false
p.Disputed = false
p.FdWhileTimer.count = int32(p.PortTimes.ForwardingDelay)
return PrtStateDesignatedDiscard
}
//PrtMachineDesignatedPort
func (prtm *PrtMachine) PrtMachineDesignatedPort(m fsm.Machine, data interface{}) fsm.State {
p := prtm.p
defer prtm.NotifyRoleChanged(p.Role, PortRoleDesignatedPort)
p.Role = PortRoleDesignatedPort
return PrtStateDesignatedPort
}
//PrtMachineAlternateProposed
func (prtm *PrtMachine) PrtMachineAlternateProposed(m fsm.Machine, data interface{}) fsm.State {
p := prtm.p
prtm.setSyncTree(p.IfIndex)
p.Proposed = false
return PrtStateAlternateProposed
}
//PrtMachineAlternateAgreed
func (prtm *PrtMachine) PrtMachineAlternateAgreed(m fsm.Machine, data interface{}) fsm.State {
p := prtm.p
p.Proposed = false
p.Agree = true
defer prtm.NotifyNewInfoChanged(p.NewInfo, true)
p.NewInfo = true
return PrtStateAlternateAgreed
}
//PrtMachineBlockPort
func (prtm *PrtMachine) PrtMachineBlockPort(m fsm.Machine, data interface{}) fsm.State {
p := prtm.p
defer prtm.NotifyRoleChanged(p.Role, p.SelectedRole)
p.Role = p.SelectedRole
defer prtm.NotifyLearnChanged(p.Learn, false)
p.Learn = false
defer prtm.NotifyForwardChanged(p.Forward, false)
p.Forward = false
return PrtStateBlockPort
}
//PrtMachineBackupPort
func (prtm *PrtMachine) PrtMachineBackupPort(m fsm.Machine, data interface{}) fsm.State {
p := prtm.p
p.RbWhileTimer.count = int32(2 * p.PortTimes.HelloTime)
return PrtStateBackupPort
}
//PrtMachineAlternatePort
func (prtm *PrtMachine) PrtMachineAlternatePort(m fsm.Machine, data interface{}) fsm.State {
p := prtm.p
p.FdWhileTimer.count = int32(p.PortTimes.ForwardingDelay)
p.Synced = true
p.RrWhileTimer.count = 0
p.Sync = false
p.ReRoot = false
return PrtStateAlternatePort
}
func PrtMachineFSMBuild(p *StpPort) *PrtMachine {
rules := fsm.Ruleset{}
// Instantiate a new PrtMachine
// Initial State will be a psuedo State known as "begin" so that
// we can transition to the DISCARD State
prtm := NewStpPrtMachine(p)
// BEGIN -> INIT PORT
rules.AddRule(PrtStateNone, PrtEventBegin, prtm.PrtMachineInitPort)
// Disabled
rules.AddRule(PrtStateInitPort, PrtEventBegin, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateDisablePort, PrtEventBegin, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateDisabledPort, PrtEventBegin, prtm.PrtMachineInitPort)
// Root
rules.AddRule(PrtStateRootProposed, PrtEventBegin, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateRootAgreed, PrtEventBegin, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateReRoot, PrtEventBegin, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateRootForward, PrtEventBegin, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateRootLearn, PrtEventBegin, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateReRooted, PrtEventBegin, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateRootPort, PrtEventBegin, prtm.PrtMachineInitPort)
// Designated
rules.AddRule(PrtStateDesignatedPropose, PrtEventBegin, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateDesignatedSynced, PrtEventBegin, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateDesignatedRetired, PrtEventBegin, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateDesignatedForward, PrtEventBegin, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateDesignatedLearn, PrtEventBegin, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateDesignatedDiscard, PrtEventBegin, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateDesignatedPort, PrtEventBegin, prtm.PrtMachineInitPort)
// Alternate/Backup
rules.AddRule(PrtStateAlternateProposed, PrtEventBegin, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateAlternateAgreed, PrtEventBegin, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateAlternatePort, PrtEventBegin, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateBlockPort, PrtEventBegin, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateBackupPort, PrtEventBegin, prtm.PrtMachineInitPort)
// UNCONDITIONALFALLTHROUGH -> DISABLEPORT/ROOTPORT/DESIGNATEDPORT/ALTERNATEPORT
// Disabled
rules.AddRule(PrtStateInitPort, PrtEventUnconditionallFallThrough, prtm.PrtMachineDisablePort)
// Root
rules.AddRule(PrtStateRootProposed, PrtEventUnconditionallFallThrough, prtm.PrtMachineRootPort)
rules.AddRule(PrtStateRootAgreed, PrtEventUnconditionallFallThrough, prtm.PrtMachineRootPort)
rules.AddRule(PrtStateReRoot, PrtEventUnconditionallFallThrough, prtm.PrtMachineRootPort)
rules.AddRule(PrtStateRootForward, PrtEventUnconditionallFallThrough, prtm.PrtMachineRootPort)
rules.AddRule(PrtStateRootLearn, PrtEventUnconditionallFallThrough, prtm.PrtMachineRootPort)
rules.AddRule(PrtStateReRooted, PrtEventUnconditionallFallThrough, prtm.PrtMachineRootPort)
// Designated
rules.AddRule(PrtStateDesignatedPropose, PrtEventUnconditionallFallThrough, prtm.PrtMachineDesignatedPort)
rules.AddRule(PrtStateDesignatedSynced, PrtEventUnconditionallFallThrough, prtm.PrtMachineDesignatedPort)
rules.AddRule(PrtStateDesignatedRetired, PrtEventUnconditionallFallThrough, prtm.PrtMachineDesignatedPort)
rules.AddRule(PrtStateDesignatedForward, PrtEventUnconditionallFallThrough, prtm.PrtMachineDesignatedPort)
rules.AddRule(PrtStateDesignatedLearn, PrtEventUnconditionallFallThrough, prtm.PrtMachineDesignatedPort)
rules.AddRule(PrtStateDesignatedDiscard, PrtEventUnconditionallFallThrough, prtm.PrtMachineDesignatedPort)
// Alternate Backup
rules.AddRule(PrtStateAlternateProposed, PrtEventUnconditionallFallThrough, prtm.PrtMachineAlternatePort)
rules.AddRule(PrtStateAlternateAgreed, PrtEventUnconditionallFallThrough, prtm.PrtMachineAlternatePort)
rules.AddRule(PrtStateBlockPort, PrtEventUnconditionallFallThrough, prtm.PrtMachineAlternatePort)
rules.AddRule(PrtStateBackupPort, PrtEventUnconditionallFallThrough, prtm.PrtMachineAlternatePort)
// NOTLEARNING and NOTFORWARDING and SELECTED and NOT UPDTINFO -> DISABLED PORT
rules.AddRule(PrtStateDisablePort, PrtEventNotLearningAndNotForwardingAndSelectedAndNotUpdtInfo, prtm.PrtMachineDisabledPort)
rules.AddRule(PrtStateBlockPort, PrtEventNotLearningAndNotForwardingAndSelectedAndNotUpdtInfo, prtm.PrtMachineAlternatePort)
// FDWHILE NOT EQUAL MAXAGE and SELECTED and NOT UPDTINFO -> DISABLED PORT
rules.AddRule(PrtStateDisabledPort, PrtEventFdWhileNotEqualMaxAgeAndSelectedAndNotUpdtInfo, prtm.PrtMachineDisabledPort)
// SYNC and SELECTED and NOT UPDTINFO -> DISABLED PORT
rules.AddRule(PrtStateDisabledPort, PrtEventSyncAndSelectedAndNotUpdtInfo, prtm.PrtMachineDisabledPort)
rules.AddRule(PrtStateAlternatePort, PrtEventSyncAndSelectedAndNotUpdtInfo, prtm.PrtMachineAlternatePort)
// REROOT and SELECTED and NOT UPDTINFO -> DISABLED PORT
rules.AddRule(PrtStateDisabledPort, PrtEventReRootAndSelectedAndNotUpdtInfo, prtm.PrtMachineDisabledPort)
rules.AddRule(PrtStateAlternatePort, PrtEventReRootAndSelectedAndNotUpdtInfo, prtm.PrtMachineAlternatePort)
// NOTSYNCEDand SELECTED and NOT UPDTINFO -> DISABLED PORT
rules.AddRule(PrtStateDisabledPort, PrtEventNotSyncedAndSelectedAndNotUpdtInfo, prtm.PrtMachineDisabledPort)
rules.AddRule(PrtStateAlternatePort, PrtEventNotSyncedAndSelectedAndNotUpdtInfo, prtm.PrtMachineAlternatePort)
// SELECTEDROLE EQUALS DISABLEDPORT and ROLE NOTEQUAL SELECTED ROLE and SELECTED and NOT UPDTINFO -> DISABLE PORT
rules.AddRule(PrtStateInitPort, PrtEventSelectedRoleEqualDisabledPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateDisablePort, PrtEventSelectedRoleEqualDisabledPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateDisabledPort, PrtEventSelectedRoleEqualDisabledPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineInitPort)
// Root
rules.AddRule(PrtStateRootProposed, PrtEventSelectedRoleEqualDisabledPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateRootAgreed, PrtEventSelectedRoleEqualDisabledPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateReRoot, PrtEventSelectedRoleEqualDisabledPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateRootForward, PrtEventSelectedRoleEqualDisabledPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateRootLearn, PrtEventSelectedRoleEqualDisabledPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateReRooted, PrtEventSelectedRoleEqualDisabledPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateRootPort, PrtEventSelectedRoleEqualDisabledPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineInitPort)
// Designated
rules.AddRule(PrtStateDesignatedPropose, PrtEventSelectedRoleEqualDisabledPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateDesignatedSynced, PrtEventSelectedRoleEqualDisabledPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateDesignatedRetired, PrtEventSelectedRoleEqualDisabledPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateDesignatedForward, PrtEventSelectedRoleEqualDisabledPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateDesignatedLearn, PrtEventSelectedRoleEqualDisabledPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateDesignatedDiscard, PrtEventSelectedRoleEqualDisabledPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateDesignatedPort, PrtEventSelectedRoleEqualDisabledPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineInitPort)
// Alternate/Backup
rules.AddRule(PrtStateAlternateProposed, PrtEventSelectedRoleEqualDisabledPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateAlternateAgreed, PrtEventSelectedRoleEqualDisabledPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateAlternatePort, PrtEventSelectedRoleEqualDisabledPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateBlockPort, PrtEventSelectedRoleEqualDisabledPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineInitPort)
rules.AddRule(PrtStateBackupPort, PrtEventSelectedRoleEqualDisabledPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineInitPort)
// PROPOSED and NOTAGREE and SELECTED and NOT UPDTINFO -> ROOTPROPOSED
rules.AddRule(PrtStateRootPort, PrtEventProposedAndNotAgreeAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootProposed)
// ALLSYNCED AND NOTAGREE and SELECTED and NOTUPDTINFO and SELECTED and NOT UPDTINFO -> ROOTAGREED
rules.AddRule(PrtStateRootPort, PrtEventAllSyncedAndNotAgreeAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootAgreed)
// PROPOSED and AGREE and SELECTED and NOT UPDTINFO -> ROOTAGREED
rules.AddRule(PrtStateRootPort, PrtEventProposedAndAgreeAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootAgreed)
// NOT FORWARD and NOT REROOT and SELECTED and NOT UPDTINFO -> REROOT
rules.AddRule(PrtStateRootPort, PrtEventNotForwardAndNotReRootAndSelectedAndNotUpdtInfo, prtm.PrtMachineReRoot)
// RRWHILE NOT EQUAL FWDDELAY and SELECTED and NOT UPDTINFO -> ROOT PORT
rules.AddRule(PrtStateRootPort, PrtEventRrWhileNotEqualFwdDelayAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootPort)
// REROOT and FORWARDand SELECTED and NOT UPDTINFO -> REROOTED
rules.AddRule(PrtStateRootPort, PrtEventReRootAndForwardAndSelectedAndNotUpdtInfo, prtm.PrtMachineReRooted)
// FDWHILE EQUAL ZERO and RSTPVERSION and NOTLEARN and SELECTED and NOT UPDTINFO -> ROOTLEARN
rules.AddRule(PrtStateRootPort, PrtEventFdWhileEqualZeroAndRstpVersionAndNotLearnAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootLearn)
// REROOTED and RBWHILE EQUAL ZERO and RSTPVERSION and NOTLEARN and SELECTED and NOT UPDTINFO -> ROOTLEARN
rules.AddRule(PrtStateRootPort, PrtEventReRootedAndRbWhileEqualZeroAndRstpVersionAndNotLearnAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootLearn)
// FDWHILE EQUAL ZERO and RSTPVERSION and LEARN and NOT FORWARD and SELECTED and NOT UPDTINFO -> ROOTLEARN
rules.AddRule(PrtStateRootPort, PrtEventFdWhileEqualZeroAndRstpVersionAndLearnAndNotForwardAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootForward)
// REROOTED and RBWHILE EQUAL ZERO and RSTPVERSION and LEARN and NOT FORWARD and SELECTED and NOT UPDTINFO -> ROOTLEARN
rules.AddRule(PrtStateRootPort, PrtEventReRootedAndRbWhileEqualZeroAndRstpVersionAndLearnAndNotForwardAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootForward)
// SELECTEDROLE EQUALS ROOTPORT and ROLE NOTEQUAL SELECTEDROLE and SELECTED and NOT UPDTINFO -> ROOTPORT
rules.AddRule(PrtStateInitPort, PrtEventSelectedRoleEqualRootPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootPort)
rules.AddRule(PrtStateDisablePort, PrtEventSelectedRoleEqualRootPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootPort)
rules.AddRule(PrtStateDisabledPort, PrtEventSelectedRoleEqualRootPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootPort)
// Root
rules.AddRule(PrtStateRootProposed, PrtEventSelectedRoleEqualRootPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootPort)
rules.AddRule(PrtStateRootAgreed, PrtEventSelectedRoleEqualRootPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootPort)
rules.AddRule(PrtStateReRoot, PrtEventSelectedRoleEqualRootPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootPort)
rules.AddRule(PrtStateRootForward, PrtEventSelectedRoleEqualRootPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootPort)
rules.AddRule(PrtStateRootLearn, PrtEventSelectedRoleEqualRootPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootPort)
rules.AddRule(PrtStateReRooted, PrtEventSelectedRoleEqualRootPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootPort)
rules.AddRule(PrtStateRootPort, PrtEventSelectedRoleEqualRootPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootPort)
// Designated
rules.AddRule(PrtStateDesignatedPropose, PrtEventSelectedRoleEqualRootPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootPort)
rules.AddRule(PrtStateDesignatedSynced, PrtEventSelectedRoleEqualRootPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootPort)
rules.AddRule(PrtStateDesignatedRetired, PrtEventSelectedRoleEqualRootPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootPort)
rules.AddRule(PrtStateDesignatedForward, PrtEventSelectedRoleEqualRootPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootPort)
rules.AddRule(PrtStateDesignatedLearn, PrtEventSelectedRoleEqualRootPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootPort)
rules.AddRule(PrtStateDesignatedDiscard, PrtEventSelectedRoleEqualRootPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootPort)
rules.AddRule(PrtStateDesignatedPort, PrtEventSelectedRoleEqualRootPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootPort)
// Alternate/Backup
rules.AddRule(PrtStateAlternateProposed, PrtEventSelectedRoleEqualRootPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootPort)
rules.AddRule(PrtStateAlternateAgreed, PrtEventSelectedRoleEqualRootPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootPort)
rules.AddRule(PrtStateAlternatePort, PrtEventSelectedRoleEqualRootPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootPort)
rules.AddRule(PrtStateBlockPort, PrtEventSelectedRoleEqualRootPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootPort)
rules.AddRule(PrtStateBackupPort, PrtEventSelectedRoleEqualRootPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineRootPort)
// NOTFORWARD and NOTAGREED and NOTPROPOSING and NOTOPEREDGEand SELECTED and NOT UPDTINFO -> DESIGNATEDPROPOSE
rules.AddRule(PrtStateDesignatedPort, PrtEventNotForwardAndNotAgreedAndNotProposingAndNotOperEdgeAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedPropose)
// NOTLEARNING and NOTFORWARDING and NOTSYNCED and SELECTED and NOT UPDTINFO -> DESIGNATEDSYNCED
rules.AddRule(PrtStateDesignatedPort, PrtEventNotLearningAndNotForwardingAndNotSyncedAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedSynced)
// AGREED and NOTSYNCED and SELECTED and NOT UPDTINFO -> DESIGNATEDSYNCED
rules.AddRule(PrtStateDesignatedPort, PrtEventAgreedAndNotSyncedAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedSynced)
// OPEREDGE and NOTSYNCED and SELECTED and NOT UPDTINFO -> DESIGNATEDSYNCED
rules.AddRule(PrtStateDesignatedPort, PrtEventOperEdgeAndNotSyncedAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedSynced)
// SYNC and SYNCED and SELECTED and NOT UPDTINFO -> DESIGNATEDSYNCED
rules.AddRule(PrtStateDesignatedPort, PrtEventSyncAndSyncedAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedSynced)
// RRWHILE EQUAL ZERO and REROOT and SELECTED and NOT UPDTINFO -> DESIGNATEDRETIRED
rules.AddRule(PrtStateDesignatedPort, PrtEventRrWhileEqualZeroAndReRootAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedRetired)
// SELECTEDROLE EQUALS DESIGNATEDPORT and ROLE NOT EQUAL SELECTEDROLE and SELECTED and NOT UPDTINFO -> DESIGNATEDPORT
rules.AddRule(PrtStateInitPort, PrtEventSelectedRoleEqualDesignatedPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedPort)
rules.AddRule(PrtStateDisablePort, PrtEventSelectedRoleEqualDesignatedPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedPort)
rules.AddRule(PrtStateDisabledPort, PrtEventSelectedRoleEqualDesignatedPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedPort)
// Root
rules.AddRule(PrtStateRootProposed, PrtEventSelectedRoleEqualDesignatedPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedPort)
rules.AddRule(PrtStateRootAgreed, PrtEventSelectedRoleEqualDesignatedPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedPort)
rules.AddRule(PrtStateReRoot, PrtEventSelectedRoleEqualDesignatedPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedPort)
rules.AddRule(PrtStateRootForward, PrtEventSelectedRoleEqualDesignatedPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedPort)
rules.AddRule(PrtStateRootLearn, PrtEventSelectedRoleEqualDesignatedPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedPort)
rules.AddRule(PrtStateReRooted, PrtEventSelectedRoleEqualDesignatedPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedPort)
rules.AddRule(PrtStateRootPort, PrtEventSelectedRoleEqualDesignatedPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedPort)
// Designated
rules.AddRule(PrtStateDesignatedPropose, PrtEventSelectedRoleEqualDesignatedPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedPort)
rules.AddRule(PrtStateDesignatedSynced, PrtEventSelectedRoleEqualDesignatedPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedPort)
rules.AddRule(PrtStateDesignatedRetired, PrtEventSelectedRoleEqualDesignatedPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedPort)
rules.AddRule(PrtStateDesignatedForward, PrtEventSelectedRoleEqualDesignatedPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedPort)
rules.AddRule(PrtStateDesignatedLearn, PrtEventSelectedRoleEqualDesignatedPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedPort)
rules.AddRule(PrtStateDesignatedDiscard, PrtEventSelectedRoleEqualDesignatedPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedPort)
rules.AddRule(PrtStateDesignatedPort, PrtEventSelectedRoleEqualDesignatedPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedPort)
// Alternate/Backup
rules.AddRule(PrtStateAlternateProposed, PrtEventSelectedRoleEqualDesignatedPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedPort)
rules.AddRule(PrtStateAlternateAgreed, PrtEventSelectedRoleEqualDesignatedPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedPort)
rules.AddRule(PrtStateAlternatePort, PrtEventSelectedRoleEqualDesignatedPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedPort)
rules.AddRule(PrtStateBlockPort, PrtEventSelectedRoleEqualDesignatedPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedPort)
rules.AddRule(PrtStateBackupPort, PrtEventSelectedRoleEqualDesignatedPortAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedPort)
// SYNC and NOTSYNCED and NOTOPEREDGE and LEARN and SELECTED and NOT UPDTINFO -> DESIGNATEDDISCARD
rules.AddRule(PrtStateDesignatedPort, PrtEventSyncAndNotSyncedAndNotOperEdgeAndLearnAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedDiscard)
// SYNC AND NOTSYNCED and NOTOPEREDGE and FORWARD and SELECTED and NOT UPDTINFO -> DESIGNATEDDISCARD
rules.AddRule(PrtStateDesignatedPort, PrtEventSyncAndNotSyncedAndNotOperEdgeAndForwardAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedDiscard)
// REROOT and RRWHILE NOTEQUAL ZERO and NOTOPEREDGE and LEARN and SELECTED and NOT UPDTINFO -> DESIGNATEDDISCARD
rules.AddRule(PrtStateDesignatedPort, PrtEventReRootAndRrWhileNotEqualZeroAndNotOperEdgeAndLearnAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedDiscard)
// REROOT and RRWHILE NOTEQUAL ZERO and NOTOPEREDGE and FORWARD and SELECTED and NOT UPDTINFO -> DESIGNATEDDISCARD
rules.AddRule(PrtStateDesignatedPort, PrtEventReRootAndRrWhileNotEqualZeroAndNotOperEdgeAndForwardAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedDiscard)
// DISPUTED and NOTOPEREDGE and LEARN and SELECTED and NOT UPDTINFO -> DESIGNATEDDISCARD
rules.AddRule(PrtStateDesignatedPort, PrtEventDisputedAndNotOperEdgeAndLearnAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedDiscard)
// DISPUTED and NOTOPEREDGE and FORWARD and SELECTED and NOT UPDTINFO -> DESIGNATEDDISCARD
rules.AddRule(PrtStateDesignatedPort, PrtEventDisputedAndNotOperEdgeAndForwardAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedDiscard)
// FDWHILE EQUALS ZERO and RRWHILE EQUALS ZERO and NOTSYNC and NOTLEARN and SELECTED and NOT UPDTINFO -> DESIGNATEDLEARN
rules.AddRule(PrtStateDesignatedPort, PrtEventFdWhileEqualZeroAndRrWhileEqualZeroAndNotSyncAndNotLearnAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedLearn)
// FDWHILE EQUALS ZERO and NOTREROOT and NOTSYNC and NOTLEARN and SELECTED and NOT UPDTINFO -> DESIGNATEDLEARN
rules.AddRule(PrtStateDesignatedPort, PrtEventFdWhileEqualZeroAndNotReRootAndNotSyncAndLearnAndNotForwardSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedLearn)
// AGREED and RRWHILE EQUALS ZERO and NOTSYNC and NOTLEARN and SELECTED and NOT UPDTINFO -> DESIGNATEDLEARN
rules.AddRule(PrtStateDesignatedPort, PrtEventAgreedAndRrWhileEqualZeroAndNotSyncAndNotLearnAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedLearn)
// AGREED and NOTREROOT and NOTSYNC and NOTLEARN and SELECTED and NOT UPDTINFO -> DESIGNATEDLEARN
rules.AddRule(PrtStateDesignatedPort, PrtEventAgreedAndNotReRootAndNotSyncAndNotLearnAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedLearn)
// OPEREDGE and RRWHILE EQUALS ZERO and NOTSYNC and NOTLEARN and SELECTED and NOT UPDTINFO -> DESIGNATEDLEARN
rules.AddRule(PrtStateDesignatedPort, PrtEventOperEdgeAndRrWhileEqualZeroAndNotSyncAndNotLearnAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedLearn)
// OPEREDGE and NOTREROOT and NOTSYNC and NOTLEARN and SELECTED and NOT UPDTINFO -> DESIGNATEDLEARN
rules.AddRule(PrtStateDesignatedPort, PrtEventOperEdgeAndNotReRootAndNotSyncAndNotLearnAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedLearn)
// FDWHILE EQUALS ZERO and RRWHILE EQUALS ZERO and NOTSYNC and LEARN and NOTFORWARD and SELECTED and NOT UPDTINFO -> DESIGNATEDFORWARD
rules.AddRule(PrtStateDesignatedPort, PrtEventFdWhileEqualZeroAndRrWhileEqualZeroAndNotSyncAndLearnAndNotForwardSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedForward)
// FDWHILE EQUALS ZERO and NOTREROOT and NOTSYNC and LEARN and NOTFORWARD and SELECTED and NOT UPDTINFO -> DESIGNATEDFORWARD
rules.AddRule(PrtStateDesignatedPort, PrtEventFdWhileEqualZeroAndNotReRootAndNotSyncAndLearnAndNotForwardSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedForward)
// AGREED and RRWHILE EQUALS ZERO and NOTSYNC and LEARN and NOTFORWARD and SELECTED and NOT UPDTINFO -> DESIGNATEDFORWARD
rules.AddRule(PrtStateDesignatedPort, PrtEventAgreedAndRrWhileEqualZeroAndNotSyncAndLearnAndNotForwardAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedForward)
// AGREED and NOTREROOT and NOTSYNC and LEARN and NOTFORWARD and SELECTED and NOT UPDTINFO -> DESIGNATEDFORWARD
rules.AddRule(PrtStateDesignatedPort, PrtEventAgreedAndNotReRootAndNotSyncAndLearnAndNotForwardAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedForward)
// OPEREDGE and RRWHILE EQUALS ZERO and NOTSYNC and LEARN and NOTFORWARD and SELECTED and NOT UPDTINFO -> DESIGNATEDFORWARD
rules.AddRule(PrtStateDesignatedPort, PrtEventOperEdgeAndRrWhileEqualZeroAndNotSyncAndLearnAndNotForwardAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedForward)
// OPEREDGE and NOTREROOT and NOTSYNC and LEARN and NOTFORWARD and SELECTED and NOT UPDTINFO -> DESIGNATEDFORWARD
rules.AddRule(PrtStateDesignatedPort, PrtEventOperEdgeAndNotReRootAndNotSyncAndLearnAndNotForwardAndSelectedAndNotUpdtInfo, prtm.PrtMachineDesignatedForward)
// SELECTEDROLE EQUALS ALTERNATE and ROLE NOT EQUAL SELECTEDROLE and SELECTED and NOT UPDTINFO -> ALTERNATEPORT
rules.AddRule(PrtStateInitPort, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateDisablePort, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateDisabledPort, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
// Root
rules.AddRule(PrtStateRootProposed, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateRootAgreed, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateReRoot, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateRootForward, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateRootLearn, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateReRooted, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateRootPort, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
// Designated
rules.AddRule(PrtStateDesignatedPropose, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateDesignatedSynced, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateDesignatedRetired, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateDesignatedForward, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateDesignatedLearn, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateDesignatedDiscard, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateDesignatedPort, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
// Alternate/Backup
rules.AddRule(PrtStateAlternateProposed, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateAlternateAgreed, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateAlternatePort, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateBlockPort, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateBackupPort, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
// SELECTEDROLE EQUALS BACKUP and ROLE NOT EQUAL SELECTEDROLE and SELECTED and NOT UPDTINFO -> ALTERNATEPORT
rules.AddRule(PrtStateInitPort, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateDisablePort, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateDisabledPort, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
// Root
rules.AddRule(PrtStateRootProposed, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateRootAgreed, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateReRoot, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateRootForward, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateRootLearn, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateReRooted, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateRootPort, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
// Designated
rules.AddRule(PrtStateDesignatedPropose, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateDesignatedSynced, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateDesignatedRetired, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateDesignatedForward, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateDesignatedLearn, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateDesignatedDiscard, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateDesignatedPort, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
// Alternate/Backup
rules.AddRule(PrtStateAlternateProposed, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateAlternateAgreed, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateAlternatePort, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateBlockPort, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
rules.AddRule(PrtStateBackupPort, PrtEventSelectedRoleEqualAlternateAndRoleNotEqualSelectedRoleAndSelectedAndNotUpdtInfo, prtm.PrtMachineBlockPort)
// PROPOSED and NOTAGREE and SELECTED and NOTUPDTINFO > ALTERNATEPROPOSED
rules.AddRule(PrtStateAlternatePort, PrtEventProposedAndNotAgreeAndSelectedAndNotUpdtInfo, prtm.PrtMachineAlternateProposed)
// ALLSYNCED and NOTAGREE and SELECTED and NOTUPDTINFO > ALTERNATEPROPOSED
rules.AddRule(PrtStateAlternatePort, PrtEventAllSyncedAndNotAgreeAndSelectedAndNotUpdtInfo, prtm.PrtMachineAlternateAgreed)
// PROPOSED and AGREE and SELECTED and NOTUPDTINFO > ALTERNATEPROPOSED
rules.AddRule(PrtStateAlternatePort, PrtEventProposedAndAgreeAndSelectedAndNotUpdtInfo, prtm.PrtMachineAlternateAgreed)
// FDWHILE NOTEQUAL FORWARDDELAY and SELECTED and NOTUPDTINFO > ALTERNATEPROPOSED
rules.AddRule(PrtStateAlternatePort, PrtEventFdWhileNotEqualForwardDelayAndSelectedAndNotUpdtInfo, prtm.PrtMachineAlternatePort)
// FDWHILE NOTEQUAL FORWARDDELAY and SELECTED and NOTUPDTINFO > ALTERNATEPROPOSED
rules.AddRule(PrtStateAlternatePort, PrtEventFdWhileNotEqualForwardDelayAndSelectedAndNotUpdtInfo, prtm.PrtMachineAlternatePort)
// RBWHILE NOTEQUAL 2*HELLOTIME and ROLE EQUAL BACKUPPORT and SELECTED and NOTUPDTINFO > BACKUPPORT
rules.AddRule(PrtStateAlternatePort, PrtEventRbWhileNotEqualTwoTimesHelloTimeAndRoleEqualsBackupPortAndSelectedAndNotUpdtInfo, prtm.PrtMachineBackupPort)
// Create a new FSM and apply the rules
prtm.Apply(&rules)
return prtm
}
// PimMachineMain:
func (p *StpPort) PrtMachineMain() {
// Build the State machine for STP Port Role Transitions State Machine according to
// 802.1d Section 17.29
prtm := PrtMachineFSMBuild(p)
p.wg.Add(1)
// set the inital State
prtm.Machine.Start(prtm.Machine.Curr.PreviousState())
// lets create a go routing which will wait for the specific events
go func(m *PrtMachine) {
StpMachineLogger("DEBUG", PrtMachineModuleStr, p.IfIndex, p.BrgIfIndex, "Machine Start")
defer m.p.wg.Done()
for {
select {
case event, ok := <-m.PrtEvents:
if ok {
//StpMachineLogger("DEBUG", PrtMachineModuleStr, m.p.IfIndex, m.p.BrgIfIndex, fmt.Sprintf("Event Rx", event.src, event.e))
if m.Machine.Curr.CurrentState() == PrtStateNone && event.e != PrtEventBegin {
m.PrtEvents <- event
break
}
rv := m.Machine.ProcessEvent(event.src, event.e, nil)
if rv != nil {
StpMachineLogger("ERROR", PrtMachineModuleStr, p.IfIndex, p.BrgIfIndex, fmt.Sprintf("%s src[%s]state[%s]event[%d]\n", rv, event.src, PrtStateStrMap[m.Machine.Curr.CurrentState()], event.e))
} else {
// for faster state transitions
m.ProcessPostStateProcessing()
}
if event.responseChan != nil {
SendResponse(PrtMachineModuleStr, event.responseChan)
}
} else {
StpMachineLogger("DEBUG", PrtMachineModuleStr, p.IfIndex, p.BrgIfIndex, "Machine End")
return
}
case ena := <-m.PrtLogEnableEvent:
m.Machine.Curr.EnableLogging(ena)
}
}
}(prtm)
}
func (prtm *PrtMachine) NotifyRoleChanged(oldrole PortRole, newrole PortRole) {
// The following machines need to know about
// changes in Role State
// 1) Port State Transitions
// 2) Topology Change
p := prtm.p
if oldrole != newrole {
if p.TcMachineFsm != nil {
if p.TcMachineFsm.Machine.Curr.CurrentState() == TcStateLearning {
if p.Role != PortRoleRootPort &&
p.Role != PortRoleDesignatedPort &&
!p.Learn &&
p.Learning &&
!p.RcvdTc &&
!p.RcvdTcn &&
!p.RcvdTcAck &&
!p.TcProp {
p.TcMachineFsm.TcEvents <- MachineEvent{
e: TcEventRoleNotEqualRootPortAndRoleNotEqualDesignatedPortAndNotLearnAndNotLearningAndNotRcvdTcAndNotRcvdTcnAndNotRcvdTcAckAndNotTcProp,
src: PrtMachineModuleStr,
}
} else if p.Role == PortRoleRootPort &&
p.Forward &&
!p.OperEdge {
p.TcMachineFsm.TcEvents <- MachineEvent{
e: TcEventRoleEqualRootPortAndForwardAndNotOperEdge,
src: PrtMachineModuleStr,
}
}
} else if p.TcMachineFsm.Machine.Curr.CurrentState() == TcStateActive {
if p.Role != PortRoleRootPort &&
p.Role != PortRoleDesignatedPort {
p.TcMachineFsm.TcEvents <- MachineEvent{
e: TcEventRoleNotEqualRootPortAndRoleNotEqualDesignatedPort,
src: PrtMachineModuleStr,
}
}
}
}
}
}
func (prtm *PrtMachine) NotifyForwardChanged(oldforward bool, newforward bool) {
p := prtm.p
if oldforward != newforward {
// Pst
if p.PstMachineFsm != nil {
if p.PstMachineFsm.Machine.Curr.CurrentState() == PstStateLearning {
if p.Forward {
p.PstMachineFsm.PstEvents <- MachineEvent{
e: PstEventForward,
src: PrtMachineModuleStr,
}
}
} else if p.PstMachineFsm.Machine.Curr.CurrentState() == PstStateForwarding {
if !p.Forward {
p.PstMachineFsm.PstEvents <- MachineEvent{
e: PstEventNotForward,
src: PrtMachineModuleStr,
}
}
}
}
// Tc
if p.TcMachineFsm != nil {
if p.TcMachineFsm.Machine.Curr.CurrentState() == TcStateLearning {
if p.Role == PortRoleRootPort &&
p.Forward &&
!p.OperEdge {
p.TcMachineFsm.TcEvents <- MachineEvent{
e: TcEventRoleEqualRootPortAndForwardAndNotOperEdge,
src: PrtMachineModuleStr,
}
} else if p.Role == PortRoleDesignatedPort &&
p.Forward &&
!p.OperEdge {
p.TcMachineFsm.TcEvents <- MachineEvent{
e: TcEventRoleEqualDesignatedPortAndForwardAndNotOperEdge,
src: PrtMachineModuleStr,
}
}
}
}
}
}
func (prtm *PrtMachine) NotifyLearnChanged(oldlearn bool, newlearn bool) {
p := prtm.p
if oldlearn != newlearn {
// Pst
if p.PstMachineFsm != nil {
if p.PstMachineFsm.Machine.Curr.CurrentState() == PstStateDiscarding {
if p.Learn {
p.PstMachineFsm.PstEvents <- MachineEvent{
e: PstEventLearn,
src: PrtMachineModuleStr,
}
}
} else if p.PstMachineFsm.Machine.Curr.CurrentState() == PstStateLearning {
if !p.Learn {
p.PstMachineFsm.PstEvents <- MachineEvent{
e: PstEventNotLearn,
src: PrtMachineModuleStr,
}
}
}
}
// Tc
if p.TcMachineFsm != nil {
if p.TcMachineFsm.Machine.Curr.CurrentState() == TcStateLearning {
if p.Role != PortRoleRootPort &&
p.Role != PortRoleDesignatedPort &&
!p.Learn &&
!p.Learning &&
!p.RcvdTc &&
!p.RcvdTcn &&
!p.RcvdTcAck &&
!p.TcProp {
p.TcMachineFsm.TcEvents <- MachineEvent{
e: TcEventRoleNotEqualRootPortAndRoleNotEqualDesignatedPortAndNotLearnAndNotLearningAndNotRcvdTcAndNotRcvdTcnAndNotRcvdTcAckAndNotTcProp,
src: PrtMachineModuleStr,
}
}
} else if p.TcMachineFsm.Machine.Curr.CurrentState() == TcStateInactive {
if p.Learn &&
!p.FdbFlush {
p.TcMachineFsm.TcEvents <- MachineEvent{
e: TcEventLearnAndNotFdbFlush,
src: PrtMachineModuleStr,
}
}
}
}
}
}
func (prtm *PrtMachine) NotifyNewInfoChanged(oldnewinfo bool, newnewinfo bool) {
p := prtm.p
if oldnewinfo != newnewinfo {
if p.PtxmMachineFsm != nil {
if p.PtxmMachineFsm.Machine.Curr.CurrentState() == PtxmStateIdle {
if p.SendRSTP &&
p.NewInfo &&
p.TxCount < p.b.TxHoldCount &&
p.HelloWhenTimer.count != 0 &&
p.Selected &&
!p.UpdtInfo {
rv := prtm.Machine.ProcessEvent(PrtMachineModuleStr, PtxmEventSendRSTPAndNewInfoAndTxCountLessThanTxHoldCoundAndHelloWhenNotEqualZeroAndSelectedAndNotUpdtInfo, nil)
if rv != nil {
StpMachineLogger("ERROR", PrtMachineModuleStr, p.IfIndex, p.BrgIfIndex, fmt.Sprintf("%s post state[%s]event[%d]\n", rv, PrtStateStrMap[prtm.Machine.Curr.CurrentState()], PtxmEventSendRSTPAndNewInfoAndTxCountLessThanTxHoldCoundAndHelloWhenNotEqualZeroAndSelectedAndNotUpdtInfo))
}
}
}
}
}
}
func (prtm *PrtMachine) ProcessPostStateInitPort() {
p := prtm.p
if p.PrtMachineFsm != nil &&
p.PrtMachineFsm.Machine.Curr.CurrentState() == PrtStateInitPort {
//StpMachineLogger("DEBUG", PrtMachineModuleStr, p.IfIndex, fmt.Sprintf("PrtStateInitPort (post) Forwarding[%t] Learning[%t] Agreed[%t] Agree[%t]\nProposing[%t] OperEdge[%t] Agreed[%t] Agree[%t]\nReRoot[%t] Selected[%t], UpdtInfo[%t] Fdwhile[%d] rrWhile[%d]\n",
// p.Forwarding, p.Learning, p.Agreed, p.Agree, p.Proposing, p.OperEdge, p.Synced, p.Sync, p.ReRoot, p.Selected, p.UpdtInfo, p.FdWhileTimer.count, p.RrWhileTimer.count))