
		Π	_				\top												Т							1											орсо	da	imm	func	⊦ 2	funct7
			+			+	+	\dashv					Н													+	+		+	+	+	+	\dashv	+			rs1	ue	rs2	rd	IJ	Turicty
		H	+			+	+	_																						+	+	+	\dashv				131		132	ıu		
		H	+			+	†																							+		+	\dashv			Commen						
instruction	31	. :	30	29	28	8 2	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	و ا	9 8	8	7	6	5	4	3	2	1	0 t							
R-type																															орс	ode	j									
I-type	s																														орс	ode	غ و									
S-type	s																														орс	ode	<u> </u>									
U-type	S																														орс	ode	5									
B-type (S)	2															imm[4:1] im1				opcode			9	Same as S	S but i	mm*2	2															
J-type (U)	im2 0						im	nm[′	10:1]				im1 1			iı	mm[19:1	2]											орс	ode	9		i	imm shifte	d by 1	2 bits	S			
nop	0	()	0	0	0)	0	0	0	0	0	0	0	0	0	0	0	0		ADD)l	0	0	0	0	0)			OP-	IMN	1									
Arithmetics		Ļ	4			╄	4	_												4.5	2/01	T/O			des	st					0	P										
ADD/SLT/SLTU	0	()	0	0	0)	0	0			src2				:	src1			LTU		.1/S R/XO			des	st					0	P										
AND/OR/XOR	0			0	0	0)	0	0			src2					src1			R	יוטיוכ	V //O			des	st					0)P										
SLL/SRL	0	-		0	0	+-	-	0	0	src2					src1			SLL	/SR	L			des						0													
SUB/SRA	0	+-	_	0	0	0	-	0	0			src2					src1			SU	B/SR	RA			des						0											
Control flow																																										
JAL	im2 0						im	nm[′	10:1	']				im1 1			iı	mm[19:1	2]					des	st					J <i>A</i>	٩L			þ	plain unco	ndition	nal jur	mp			
JALR							off	set	[11:	0]						ŀ	base	غ		0	0	0			des	st					JA	LR										
BEQ/BNE			0	ffse	t[12	2 10:	:5]					src2				;	src1			BE	Q/B	NE		offs	et[11	1 4:1]			ı	BRA	NCI	Н									
BLT(U)			0	ffse	t[12	2 10:	:5]					src2				:	src1			E	3LT(l	J)		offs	et[11	1 4:1]				BRA	NCI	Н									
BGE(U)			0	ffse	t[12	2 10:	:5]					src2				:	src1			Е	GE(U)		offs	et[11	1 4:1]			l	BRA	NCI	Н		t	branch if re	s1 > rs	s2 (U	- unsign	ed)		
Memory																																										
Load							off	set	[11:	0]						ł	base	<u>غ</u>		,	widt	h			des	it					LO	AD			E	Byte addre	ess = r	rs1 +	sign_ex	t 12-bit d	ffset.	copy m
Store			(offs	et[11:5	5]					src				ŀ	base	.		,	widt	h		off	fset[[4:0]					STC	ORE			d	copy value	rs2 in	nto m	emory			
	fm																																		f	fm=0000 fo	or norn	nal fe	ence 100)() for (T	(O) A	xclude w
Fence	?	()	0	0	P	l F	90	PR	PW	SI	SO	SR	SW	0	0	0	0	0		fenc	e	0	0	0	0	0)		N	/ISC	-ME	M		"			. 101 10	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	70 101 (10	,	ASIGGE V
System						L																																				
ECALL								eca							0	0		0			PRI		0	0	0		0				SYS					service red	•					
EBREAK							(ebre	eak						0	0	0	0	0		PRI	/	0	0	0	0	0)			SYS	TEN	1		r	return conf	trol to	a del	ougging (environm	ent	
HINT			4			_	4												1		_					_	_		_	_	_	4	_	_								
TODO!		L	_			-	4	_			_	-							_			_			-	-	4	\perp	4	_	_	4	4	_								
M-extension																									des	st					0	P										

		Instructions f	low unoptimize	d (mem op in yelld	ow, alu in red)	
cycle	R-TYPE	Load (I-type)	Store (S-type)	Branch (JALR)	Branch (JAL)	Branch (BNE etc)
1	Fetch	Fetch	Fetch	Fetch	Fetch	Fetch
2	Decode	Decode	Decode	Decode	Decode	Decode
3	Read src1	Read src1(base)	Read src1(base)	Read src1	PC+4 (Call->rd)	Read src1
4	Read src2	Exe (src1+imm_SE)	Read src2	PC+4 (Call->rd)	PC+imm_SE	Read src2
5	Exe	Mem (load)	Exe	Exe(src1+imm_SE<<1)	WB(rd=x1/x5)	PC+4 (Call->rd)
6	WB	WB	WB	WB(rd=x1/x5)		Compare
7	PC+4	PC+4	PC+4			PC+imm_SE
			•	(mem op in yellov	v, alu in red) Branch (JAL)	1 (20)
cycle	R-TYPE	Load (I-type)	Store (S-type)	Branch (JALR)	Dialicii (JAL)	Branch (BNE etc
•	R-TYPE D+RS1	D+RS1	D+RS1	D+RS1	D+RS1	D+RS1
. 1			D+RS1	•	D+RS1	•
1 2	D+RS1	D+RS1	D+RS1	D+RS1	D+RS1	D+RS1
1 2	D+RS1 Read src2	D+RS1 Exe (src1+imm_SE) + F	D+RS1 Read src2	D+RS1 Exe(src1+imm_SE<<1)	D+RS1 PC+imm_SE	Read src2

cycle	1	2	3	4	. 5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21
inst		a	dd			lo	ad			branch	_taken			con	d branch_t	aken			sub)	
Fetched	D+RS1	RS2	Exe&F	WB+PC	D+RS1	Exe&F	Mem	WB+PC	D+RS1	Exe	Fetch	WB+PC	D+RS1	RS2	Compare	Exe	Fetch				
PC	4_ld	4_ld	4_ld	4+4=8_br	8_br	8_br	8_br	+8=12_??	12_??	12_??	40_brc	+4=44_??	+4=44_??	+4=44_??	+4=44_??	+4=44_??	80_sub				
R1	r1_add_1	r1_add_1	r1_add_1	r1_add_1	r1_ld	r1_ld	r1_ld	r1_ld	r1_br	r1_br	r1_br	r1_br	r1_brc	r1_brc	r1_brc	r1_brc	r1_brc				
R2		r2_add_1	r2_add_1	r2_add_1	r2_add_1	r2_brc	r2_brc	r2_brc	r2_brc												
Rd			rd=add_1	add_1	add_1	rd=ld_1	ld_1	ld_1	ld_1	rd=r1+imr	br_1	br_1	br_1	br_1	comp	comp	comp				
Decoded																					
Inst	add	add	load	load	load	branch	branch	branch	branch	branch	cond_br	cond_br	cond_br	cond_br	cond_br	cond_br	sub	sub			



TBD: possible enhancement with a predictor

		Instructions flow o	ptimized (mem	op in yellow, alu i	n red), w/ predic	tor
cycle	R-TYPE	Load (I-type)	Store (S-type)	Branch (JALR)	Branch (JAL)	Branch (BNE etc)
1	D+RS1	D+RS1	D+RS1	D+RS1 & pred_check	D+RS1 & pred_check	D+RS1 & pred_check
2	Read src2	Exe (src1+imm_SE) + F	Read src2	Exe & Fetch	PC+imm_SE & Fetch	Read src2 & PC+imm/4
3	Exe + Fetch	Mem (load)	Exe + Fetch	WB(rd=x1/x5)+PC	WB(rd=x1/x5)+PC	Compare + Fetch
4	WB + PC	WB + PC	WB + PC			