Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

verilog bazel rules should emit System/VerilogInfo #980

Open
proppy opened this issue May 24, 2023 · 0 comments
Open

verilog bazel rules should emit System/VerilogInfo #980

proppy opened this issue May 24, 2023 · 0 comments
Labels
build Related to build flow, build system, or build macros

Comments

@proppy
Copy link
Member

proppy commented May 24, 2023

It seems that currently dslx/ir_verilog rules are connected to bazel_rules_hdl's verilog_library thru brick and mortar files, see:

xls/xls/examples/BUILD

Lines 407 to 412 in 75930f7

verilog_library(
name = "find_index_5000ps_model_unit_verilog",
srcs = [
":find_index_5000ps_model_unit.v",
],
)

It'd be nice to leverage instead structured bazel types like VerilogInfo: https://github.com/hdl/bazel_rules_hdl/blob/main/verilog/providers.bzl#L19, it could also allow simulation rules to ask for specific variant of (system)verilog depending of their frontend capabilities.

@cdleary cdleary added the build Related to build flow, build system, or build macros label May 24, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
build Related to build flow, build system, or build macros
Projects
None yet
Development

No branches or pull requests

2 participants