Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Boolean corner cases #1

Open
hackfin opened this issue Nov 19, 2021 · 0 comments
Open

Boolean corner cases #1

hackfin opened this issue Nov 19, 2021 · 0 comments
Assignees

Comments

@hackfin
Copy link
Owner

hackfin commented Nov 19, 2021

MyHDL code as

a.next = b and (c < 4)

can still generate invalid VHDL output. This is not an easy fix, as the entire internal boolean handling (for VHDL08 and VHD93 standards, likewise) is currently under reconstruction.

@hackfin hackfin self-assigned this Nov 19, 2021
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant