/
spi-realtek.c
385 lines (302 loc) · 8.96 KB
/
spi-realtek.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
/*
* SPI controller driver for the Realtek SoCs
*
* Copyright (C) 2017 Weijie Gao <hackpascal@gmail.com>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*
*/
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/spinlock.h>
#include <linux/platform_device.h>
#include <linux/io.h>
#include <linux/bitops.h>
#include <linux/spi/spi.h>
#include <linux/clk.h>
#include <linux/err.h>
#define DRIVER_NAME "realtek-spi"
#define RTK_SPI_CONFIG_OFFSET 0x00
#define RTK_SPI_CLK_DIV_SHIFT 29
#define RTK_SPI_CLK_DIV_MASK 0x7
#define RTK_SPI_CLK_DIV_MAX_INDEX RTK_SPI_CLK_DIV_MASK
#define RTK_SPI_READ_BYTE_ORDER BIT(28)
#define RTK_SPI_WRITE_BYTE_ORDER BIT(27)
#define RTK_SPI_CS_DESELECT_TIME_SHIFT 23
#define RTK_SPI_CS_DESELECT_TIME_MASK 0x7
#define RTK_SPI_CONTROL_STATUS_OFFSET 0x08
#define RTK_SPI_CS_0_HIGH BIT(31)
#define RTK_SPI_CS_1_HIGH BIT(30)
#define RTK_SPI_CS_ALL_HIGH (RTK_SPI_CS_0_HIGH | RTK_SPI_CS_1_HIGH)
#define RTK_SPI_DATA_LENGTH_SHIFT 28
#define RTK_SPI_DATA_LENGTH_MASK 0x3
#define RTK_SPI_READY BIT(27)
#define RTK_SPI_DATA_OFFSET 0x0c
#define RTK_SPI_DEFAULT_CLOCK_DIVIDER_INDEX 3
struct realtek_spi_data {
struct spi_master *master;
u32 ioc_base;
void __iomem *base;
struct clk *base_clk;
};
static const u32 realtek_spi_clk_div_table[] = {2, 4, 6, 8, 10, 12, 14, 16};
#ifdef CONFIG_CPU_BIG_ENDIAN
static inline u32 realtek_spi_make_data(u32 data, u32 bytes)
{
return data << ((4 - bytes) << 3);
}
static inline u32 realtek_spi_resolve_data(u32 data, u32 bytes)
{
return data >> ((4 - bytes) << 3);
}
#else
static inline u32 realtek_spi_make_data(u32 data, u32 bytes)
{
return data;
}
static inline u32 realtek_spi_resolve_data(u32 data, u32 bytes)
{
return data;
}
#endif /* CONFIG_CPU_BIG_ENDIAN */
static inline u32 realtek_spi_rr(struct realtek_spi_data *rsd, unsigned reg)
{
return ioread32(rsd->base + reg);
}
static inline void realtek_spi_wr(struct realtek_spi_data *rsd, unsigned reg, u32 val)
{
iowrite32(val, rsd->base + reg);
}
static u32 realtek_spi_calc_speed(struct realtek_spi_data *rsd, u32 divider_index)
{
unsigned long rate;
rate = clk_get_rate(rsd->base_clk);
if (divider_index > RTK_SPI_CLK_DIV_MAX_INDEX)
divider_index = RTK_SPI_CLK_DIV_MAX_INDEX;
return rate / realtek_spi_clk_div_table[divider_index];
}
static u32 realtek_spi_calc_clk_divider_index(struct realtek_spi_data *rsd, u32 speed)
{
unsigned long i, rate;
u32 divider;
rate = clk_get_rate(rsd->base_clk);
divider = (rate + speed - 1) / speed;
for (i = 0; i < ARRAY_SIZE(realtek_spi_clk_div_table); i++) {
if (realtek_spi_clk_div_table[i] >= divider)
return i;
}
return RTK_SPI_CLK_DIV_MAX_INDEX;
}
static void realtek_spi_set_speed_by_divider_index(struct realtek_spi_data *rsd, u32 divider)
{
realtek_spi_wr(rsd, RTK_SPI_CONFIG_OFFSET,
(divider << RTK_SPI_CLK_DIV_SHIFT) |
(7 << RTK_SPI_CS_DESELECT_TIME_SHIFT)
#ifdef CONFIG_CPU_BIG_ENDIAN
| RTK_SPI_READ_BYTE_ORDER | RTK_SPI_WRITE_BYTE_ORDER
#endif
);
}
static void realtek_spi_set_speed(struct realtek_spi_data *rsd, u32 speed)
{
u32 divider_index = realtek_spi_calc_clk_divider_index(rsd, speed);
realtek_spi_set_speed_by_divider_index(rsd, divider_index);
}
static void realtek_spi_poll(struct realtek_spi_data *rsd)
{
while ((realtek_spi_rr(rsd, RTK_SPI_CONTROL_STATUS_OFFSET) & RTK_SPI_READY) == 0);
}
static void realtek_spi_set_cs(struct spi_device *spi, bool cs_high)
{
struct realtek_spi_data *rsd = spi_master_get_devdata(spi->master);
cs_high = (spi->mode & SPI_CS_HIGH) ? !cs_high : cs_high;
if (cs_high) {
switch (spi->chip_select) {
case 0:
rsd->ioc_base = RTK_SPI_CS_0_HIGH;
break;
case 1:
rsd->ioc_base = RTK_SPI_CS_1_HIGH;
break;
default:
rsd->ioc_base = 0;
}
} else {
switch (spi->chip_select) {
case 0:
rsd->ioc_base = RTK_SPI_CS_1_HIGH;
break;
case 1:
rsd->ioc_base = RTK_SPI_CS_0_HIGH;
break;
default:
rsd->ioc_base = RTK_SPI_CS_ALL_HIGH;
}
}
rsd->ioc_base |= RTK_SPI_READY;
realtek_spi_wr(rsd, RTK_SPI_CONTROL_STATUS_OFFSET, rsd->ioc_base);
}
static void realtek_spi_set_txrx_size(struct realtek_spi_data *rsd, u32 size)
{
realtek_spi_wr(rsd, RTK_SPI_CONTROL_STATUS_OFFSET,
rsd->ioc_base | ((size - 1) << RTK_SPI_DATA_LENGTH_SHIFT));
}
static void realtek_spi_read(struct realtek_spi_data *rsd, u8 *buf, unsigned len)
{
if ((size_t) buf % 4)
{
realtek_spi_set_txrx_size(rsd, 1);
while (((size_t) buf % 4) && len)
{
realtek_spi_poll(rsd);
*buf = realtek_spi_resolve_data(realtek_spi_rr(rsd, RTK_SPI_DATA_OFFSET), 1);
buf++;
len--;
}
}
realtek_spi_set_txrx_size(rsd, 4);
while (len >= 4)
{
realtek_spi_poll(rsd);
*(u32 *) buf = realtek_spi_resolve_data(realtek_spi_rr(rsd, RTK_SPI_DATA_OFFSET), 4);
buf += 4;
len -= 4;
}
realtek_spi_set_txrx_size(rsd, 1);
while (len)
{
realtek_spi_poll(rsd);
*buf = realtek_spi_resolve_data(realtek_spi_rr(rsd, RTK_SPI_DATA_OFFSET), 1);
buf++;
len--;
}
}
static void realtek_spi_write(struct realtek_spi_data *rsd, const u8 *buf, unsigned len)
{
if ((size_t) buf % 4)
{
realtek_spi_set_txrx_size(rsd, 1);
while (((size_t) buf % 4) && len)
{
realtek_spi_wr(rsd, RTK_SPI_DATA_OFFSET, realtek_spi_make_data(*buf, 1));
realtek_spi_poll(rsd);
buf++;
len--;
}
}
realtek_spi_set_txrx_size(rsd, 4);
while (len >= 4)
{
realtek_spi_wr(rsd, RTK_SPI_DATA_OFFSET, realtek_spi_make_data(*(const u32 *) buf, 4));
realtek_spi_poll(rsd);
buf += 4;
len -= 4;
}
realtek_spi_set_txrx_size(rsd, 1);
while (len)
{
realtek_spi_wr(rsd, RTK_SPI_DATA_OFFSET, realtek_spi_make_data(*buf, 1));
realtek_spi_poll(rsd);
buf++;
len--;
}
}
static int realtek_spi_transfer_one(struct spi_master *master,
struct spi_device *spi,
struct spi_transfer *xfer)
{
struct realtek_spi_data *rsd = spi_master_get_devdata(spi->master);
if (xfer->speed_hz)
realtek_spi_set_speed(rsd, xfer->speed_hz);
else
realtek_spi_set_speed_by_divider_index(rsd, RTK_SPI_DEFAULT_CLOCK_DIVIDER_INDEX);
if (xfer->tx_buf && xfer->rx_buf) {
dev_err(&spi->dev, "Read and write operation cannot be performed simultaneously\n");
return -EPERM;
}
if (xfer->tx_buf)
realtek_spi_write(rsd, (const u8 *) xfer->tx_buf, xfer->len);
if (xfer->rx_buf)
realtek_spi_read(rsd, (u8 *) xfer->rx_buf, xfer->len);
return 0;
}
static int realtek_spi_probe(struct platform_device *pdev)
{
struct realtek_spi_data *rsd;
struct spi_master *master;
struct resource *res;
int ret;
master = spi_alloc_master(&pdev->dev, sizeof(*rsd));
if (!master)
return -ENOMEM;
rsd = spi_master_get_devdata(master);
platform_set_drvdata(pdev, rsd);
rsd->master = master;
master->bus_num = 0;
master->num_chipselect = 2;
master->mode_bits = SPI_CPOL | SPI_CPHA;
master->flags = SPI_MASTER_HALF_DUPLEX;
master->bits_per_word_mask = SPI_BPW_MASK(32) | SPI_BPW_MASK(24) |
SPI_BPW_MASK(16) | SPI_BPW_MASK(8);
master->transfer_one = realtek_spi_transfer_one;
master->set_cs = realtek_spi_set_cs;
rsd->base_clk = devm_clk_get(&pdev->dev, "dram");
if (IS_ERR(rsd->base_clk)) {
ret = PTR_ERR(rsd->base_clk);
goto err_out;
}
ret = clk_prepare_enable(rsd->base_clk);
if (ret)
goto err_out;
master->min_speed_hz = realtek_spi_calc_speed(rsd, RTK_SPI_CLK_DIV_MAX_INDEX);
master->max_speed_hz = realtek_spi_calc_speed(rsd, 0);
res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
rsd->base = devm_ioremap_resource(&pdev->dev, res);
if (IS_ERR(rsd->base)) {
ret = PTR_ERR(rsd->base);
goto err_clk_disable;
}
/* Set default operation clock */
realtek_spi_set_speed_by_divider_index(rsd, RTK_SPI_DEFAULT_CLOCK_DIVIDER_INDEX);
/* Deassert all chip selects */
realtek_spi_wr(rsd, RTK_SPI_CONTROL_STATUS_OFFSET, RTK_SPI_CS_ALL_HIGH | RTK_SPI_READY);
ret = spi_register_master(spi_master_get(master));
if (ret)
goto err_clk_disable;
return 0;
err_clk_disable:
clk_disable_unprepare(rsd->base_clk);
err_out:
spi_master_put(master);
return ret;
}
static int realtek_spi_remove(struct platform_device *pdev)
{
struct realtek_spi_data *rsd = platform_get_drvdata(pdev);
/* Reset to default operation clock */
realtek_spi_set_speed_by_divider_index(rsd, RTK_SPI_DEFAULT_CLOCK_DIVIDER_INDEX);
/* Deassert all chip selects */
realtek_spi_wr(rsd, RTK_SPI_CONTROL_STATUS_OFFSET, RTK_SPI_CS_ALL_HIGH | RTK_SPI_READY);
clk_disable_unprepare(rsd->base_clk);
spi_master_put(rsd->master);
return 0;
}
static void realtek_spi_shutdown(struct platform_device *pdev)
{
realtek_spi_remove(pdev);
}
static struct platform_driver realtek_spi_driver = {
.driver = {
.name = DRIVER_NAME,
},
.probe = realtek_spi_probe,
.remove = realtek_spi_remove,
.shutdown = realtek_spi_shutdown,
};
module_platform_driver(realtek_spi_driver);
MODULE_LICENSE("GPL");
MODULE_AUTHOR("Weijie Gao <hackpascal@gmail.com>");
MODULE_DESCRIPTION("Realtek SoC SPI controller driver");
MODULE_ALIAS("platform:" DRIVER_NAME);