forked from ccccourse/co108a
-
Notifications
You must be signed in to change notification settings - Fork 0
/
RAM64.hdl
31 lines (26 loc) · 1.22 KB
/
RAM64.hdl
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/a/RAM64.hdl
/**
* Memory of 64 registers, each 16 bit-wide. Out holds the value
* stored at the memory location specified by address. If load==1, then
* the in value is loaded into the memory location specified by address
* (the loaded value will be emitted to out from the next time step onward).
*/
CHIP RAM64 {
IN in[16], load, address[6];
OUT out[16];
PARTS:
// Put your code here:
DMux8Way(in=load, sel=address[3..5], a=L0, b=L1, c=L2, d=L3, e=L4, f=L5, g=L6, h=L7);
RAM8(in=in, load=L0, address=address[0..2], out=o0);
RAM8(in=in, load=L1, address=address[0..2], out=o1);
RAM8(in=in, load=L2, address=address[0..2], out=o2);
RAM8(in=in, load=L3, address=address[0..2], out=o3);
RAM8(in=in, load=L4, address=address[0..2], out=o4);
RAM8(in=in, load=L5, address=address[0..2], out=o5);
RAM8(in=in, load=L6, address=address[0..2], out=o6);
RAM8(in=in, load=L7, address=address[0..2], out=o7);
Mux8Way16(a=o0, b=o1, c=o2, d=o3, e=o4, f=o5, g=o6, h=o7, sel=address[3..5], out=out);
}