You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
{{ message }}
This repository has been archived by the owner on Jul 17, 2023. It is now read-only.
Hi,
Is there any way to perform power analysis (for example, using quartus_pow) for opencl projects?
I tried to follow some instructions at Intel Community ([https://community.intel.com/t5/Intel-Quartus-Prime-Software/Power-analysis-flow-from-OpenCL/m-p/12520] and [https://community.intel.com/t5/Intel-Quartus-Prime-Software/How-to-analyze-the-power-of-OpenCL-code-in-Arria-10/m-p/206284]) but the files mentioned in those issues (top.qpf and file.pow.summary) don't exist in the opencl output folder.
There is one .qpf file in the folder, name dcp.qpf, but when I run quartus_pow dcp.qpf, this error occurs:
Info: Command: quartus_pow dcp.pf
Info (16677): Loading final database
Error (16546): Cannot load final database - ensure all earlier stages of the compiler have completed.
I'm using arria 10 1.2 nodes in the FPGA-devcloud
The text was updated successfully, but these errors were encountered:
Sign up for freeto subscribe to this conversation on GitHub.
Already have an account?
Sign in.
Hi,
Is there any way to perform power analysis (for example, using quartus_pow) for opencl projects?
I tried to follow some instructions at Intel Community ([https://community.intel.com/t5/Intel-Quartus-Prime-Software/Power-analysis-flow-from-OpenCL/m-p/12520] and [https://community.intel.com/t5/Intel-Quartus-Prime-Software/How-to-analyze-the-power-of-OpenCL-code-in-Arria-10/m-p/206284]) but the files mentioned in those issues (top.qpf and file.pow.summary) don't exist in the opencl output folder.
There is one .qpf file in the folder, name dcp.qpf, but when I run quartus_pow dcp.qpf, this error occurs:
Info: Command: quartus_pow dcp.pf
Info (16677): Loading final database
Error (16546): Cannot load final database - ensure all earlier stages of the compiler have completed.
I'm using arria 10 1.2 nodes in the FPGA-devcloud
The text was updated successfully, but these errors were encountered: