Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Intel must update all microcodes or release the old source code of discontinued products ! #3

Closed
theLOICofFRANCE opened this issue May 26, 2019 · 2 comments

Comments

@theLOICofFRANCE
Copy link

Hello,

If you do not replace all the vulnerable processors you have marketed for many years, please update all the microcodes of the discontinued products or give us the source code to correct your work.

Thank you...

Example of a vulnerable product that you didn't take the time to fix:

dmesg

[    0.000000] microcode: microcode updated early to revision 0xa4, date = 2010-10-02
[    0.503977] Spectre V2 : Mitigation: Full generic retpoline
[    0.503978] Spectre V2 : Spectre v2 / SpectreRSB mitigation: Filling RSB on context switch
[    0.503980] Speculative Store Bypass: Vulnerable
[    0.504036] MDS: Vulnerable: Clear CPU buffers attempted, no microcode
[    0.522512] smpboot: CPU0: Intel(R) Pentium(R) Dual  CPU  T2370  @ 1.73GHz (family: 0x6, model: 0xf, stepping: 0xd)
[    2.177603] microcode: sig=0x6fd, pf=0x80, revision=0xa4
[    2.177666] microcode: Microcode Update Driver: v2.2.

cat /proc/cpuinfo

processor	: 0
vendor_id	: GenuineIntel
cpu family	: 6
model		: 15
model name	: Intel(R) Pentium(R) Dual  CPU  T2370  @ 1.73GHz
stepping	: 13
microcode	: 0xa4
cpu MHz		: 886.690
cache size	: 1024 KB
physical id	: 0
siblings	: 2
core id		: 0
cpu cores	: 2
apicid		: 0
initial apicid	: 0
fpu		: yes
fpu_exception	: yes
cpuid level	: 10
wp		: yes
flags		: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx lm constant_tsc arch_perfmon pebs bts rep_good nopl cpuid aperfmperf pni dtes64 monitor ds_cpl est tm2 ssse3 cx16 xtpr pdcm lahf_lm pti dtherm
bugs		: cpu_meltdown spectre_v1 spectre_v2 spec_store_bypass l1tf mds
bogomips	: 3457.83
clflush size	: 64
cache_alignment	: 64
address sizes	: 36 bits physical, 48 bits virtual
power management:

processor	: 1
vendor_id	: GenuineIntel
cpu family	: 6
model		: 15
model name	: Intel(R) Pentium(R) Dual  CPU  T2370  @ 1.73GHz
stepping	: 13
microcode	: 0xa4
cpu MHz		: 848.570
cache size	: 1024 KB
physical id	: 0
siblings	: 2
core id		: 1
cpu cores	: 2
apicid		: 1
initial apicid	: 1
fpu		: yes
fpu_exception	: yes
cpuid level	: 10
wp		: yes
flags		: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx lm constant_tsc arch_perfmon pebs bts rep_good nopl cpuid aperfmperf pni dtes64 monitor ds_cpl est tm2 ssse3 cx16 xtpr pdcm lahf_lm pti dtherm
bugs		: cpu_meltdown spectre_v1 spectre_v2 spec_store_bypass l1tf mds
bogomips	: 3457.83
clflush size	: 64
cache_alignment	: 64
address sizes	: 36 bits physical, 48 bits virtual
power management:
@theLOICofFRANCE
Copy link
Author

@whpenner, @pdxphil, @agpragya, @AmeerHajAli, @anssiko, @argretzi, @bajpairajat, @bart0sh, @busykai, @chao-p, @dakshinai, @dougbtv, @herkulano, @huangzhiyuan, @idesai, @ipuustin, @isurmin, @joshtriplett, @kad, @lpereira, @lpottekkat-intel, @mandarcthorat1, @mihaic, @myguitar, @mzylowski, @pdxjohnny, @pinzhenx, @plbossart, @rojkov, @ruiling-song, @shrmrf, @SyntaxRules, @TaoLv, @tbykowsk, @tebrandt, @thiagomacieira, @tingleby, @tstruk, @zehortigoza, @ashok-raj ...

Given the number of vulnerabilities in your products and the drop in performance with each of your patches, I think that a class action suit against you will be the only thing that will open your mind...

Please, release the source code of the microcode if the product has not been marketed for example for 5 years.

Thank you

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants