-
Notifications
You must be signed in to change notification settings - Fork 5
/
tdx.c
1612 lines (1374 loc) · 47.3 KB
/
tdx.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/*
* QEMU TDX support
*
* Copyright Intel
*
* Author:
* Xiaoyao Li <xiaoyao.li@intel.com>
*
* This work is licensed under the terms of the GNU GPL, version 2 or later.
* See the COPYING file in the top-level directory
*
*/
#include "qemu/osdep.h"
#include "qemu/error-report.h"
#include "qemu/base64.h"
#include "qemu/mmap-alloc.h"
#include "qapi/error.h"
#include "qapi/qapi-visit-sockets.h"
#include "qom/object_interfaces.h"
#include "standard-headers/asm-x86/kvm_para.h"
#include "sysemu/kvm.h"
#include "sysemu/runstate.h"
#include "sysemu/sysemu.h"
#include "exec/address-spaces.h"
#include "exec/ramblock.h"
#include "exec/address-spaces.h"
#include "hw/i386/apic_internal.h"
#include "hw/i386/e820_memory_layout.h"
#include "hw/i386/x86.h"
#include "hw/i386/tdvf.h"
#include "hw/i386/tdvf-hob.h"
#include "kvm_i386.h"
#include "tdx.h"
#include "../cpu-internal.h"
#define TDX_SUPPORTED_KVM_FEATURES ((1U << KVM_FEATURE_NOP_IO_DELAY) | \
(1U << KVM_FEATURE_PV_UNHALT) | \
(1U << KVM_FEATURE_PV_TLB_FLUSH) | \
(1U << KVM_FEATURE_PV_SEND_IPI) | \
(1U << KVM_FEATURE_POLL_CONTROL) | \
(1U << KVM_FEATURE_PV_SCHED_YIELD) | \
(1U << KVM_FEATURE_MSI_EXT_DEST_ID))
#define TDX_MIN_TSC_FREQUENCY_KHZ (100 * 1000)
#define TDX_MAX_TSC_FREQUENCY_KHZ (10 * 1000 * 1000)
#define TDX_TD_ATTRIBUTES_DEBUG BIT_ULL(0)
#define TDX_TD_ATTRIBUTES_SEPT_VE_DISABLE BIT_ULL(28)
#define TDX_TD_ATTRIBUTES_PKS BIT_ULL(30)
#define TDX_TD_ATTRIBUTES_PERFMON BIT_ULL(63)
#define TDX_ATTRIBUTES_MAX_BITS 64
static FeatureMask tdx_attrs_ctrl_fields[TDX_ATTRIBUTES_MAX_BITS] = {
[30] = { .index = FEAT_7_0_ECX, .mask = CPUID_7_0_ECX_PKS },
[31] = { .index = FEAT_7_0_ECX, .mask = CPUID_7_0_ECX_KeyLocker},
};
typedef struct KvmTdxCpuidLookup {
uint32_t tdx_fixed0;
uint32_t tdx_fixed1;
/*
* The CPUID bits that are configurable from the view of TDX module
* but require VMM emulation if configured to enabled by VMM.
*
* For those bits, they cannot be enabled actually if VMM (KVM/QEMU) cannot
* virtualize them.
*/
uint32_t vmm_fixup;
bool inducing_ve;
/*
* The maximum supported feature set for given inducing-#VE leaf.
* It's valid only when .inducing_ve is true.
*/
uint32_t supported_on_ve;
} KvmTdxCpuidLookup;
/*
* QEMU maintained TDX CPUID lookup tables, which reflects how CPUIDs are
* virtualized for guest TDs based on "CPUID virtualization" of TDX spec.
*
* Note:
*
* This table will be updated runtime by tdx_caps reported by platform.
*
*/
static KvmTdxCpuidLookup tdx_cpuid_lookup[FEATURE_WORDS] = {
[FEAT_1_EDX] = {
.tdx_fixed0 =
BIT(10) /* Reserved */ | BIT(20) /* Reserved */ | CPUID_IA64,
.tdx_fixed1 =
CPUID_MSR | CPUID_PAE | CPUID_MCE | CPUID_APIC |
CPUID_MTRR | CPUID_MCA | CPUID_CLFLUSH | CPUID_DTS,
.vmm_fixup =
CPUID_ACPI | CPUID_PBE,
},
[FEAT_1_ECX] = {
.tdx_fixed0 =
CPUID_EXT_VMX | CPUID_EXT_SMX | BIT(16) /* Reserved */,
.tdx_fixed1 =
CPUID_EXT_CX16 | CPUID_EXT_PDCM | CPUID_EXT_X2APIC |
CPUID_EXT_AES | CPUID_EXT_XSAVE | CPUID_EXT_RDRAND |
CPUID_EXT_HYPERVISOR,
.vmm_fixup =
CPUID_EXT_EST | CPUID_EXT_TM2 | CPUID_EXT_XTPR | CPUID_EXT_DCA,
},
[FEAT_8000_0001_EDX] = {
.tdx_fixed1 =
CPUID_EXT2_NX | CPUID_EXT2_PDPE1GB | CPUID_EXT2_RDTSCP |
CPUID_EXT2_LM,
},
[FEAT_7_0_EBX] = {
.tdx_fixed0 =
CPUID_7_0_EBX_TSC_ADJUST | CPUID_7_0_EBX_SGX | CPUID_7_0_EBX_MPX,
.tdx_fixed1 =
CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_RTM |
CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_SMAP |
CPUID_7_0_EBX_CLFLUSHOPT | CPUID_7_0_EBX_CLWB |
CPUID_7_0_EBX_SHA_NI,
.vmm_fixup =
CPUID_7_0_EBX_PQM | CPUID_7_0_EBX_RDT_A,
},
[FEAT_7_0_ECX] = {
.tdx_fixed0 =
CPUID_7_0_ECX_FZM | CPUID_7_0_ECX_MAWAU |
CPUID_7_0_ECX_ENQCMD | CPUID_7_0_ECX_SGX_LC,
.tdx_fixed1 =
CPUID_7_0_ECX_MOVDIR64B | CPUID_7_0_ECX_BUS_LOCK_DETECT,
.vmm_fixup =
CPUID_7_0_ECX_TME,
},
[FEAT_7_0_EDX] = {
.tdx_fixed1 =
CPUID_7_0_EDX_SPEC_CTRL | CPUID_7_0_EDX_ARCH_CAPABILITIES |
CPUID_7_0_EDX_CORE_CAPABILITY | CPUID_7_0_EDX_SPEC_CTRL_SSBD,
.vmm_fixup =
CPUID_7_0_EDX_PCONFIG,
},
[FEAT_8000_0008_EBX] = {
.tdx_fixed0 =
~CPUID_8000_0008_EBX_WBNOINVD,
.tdx_fixed1 =
CPUID_8000_0008_EBX_WBNOINVD,
},
[FEAT_XSAVE] = {
.tdx_fixed1 =
CPUID_XSAVE_XSAVEOPT | CPUID_XSAVE_XSAVEC |
CPUID_XSAVE_XSAVES,
},
[FEAT_6_EAX] = {
.inducing_ve = true,
.supported_on_ve = CPUID_6_EAX_ARAT,
},
[FEAT_8000_0007_EDX] = {
.inducing_ve = true,
.supported_on_ve = -1U,
},
[FEAT_KVM] = {
.inducing_ve = true,
.supported_on_ve = TDX_SUPPORTED_KVM_FEATURES,
},
};
static TdxGuest *tdx_guest;
static struct kvm_tdx_capabilities *tdx_caps;
/* It's valid after kvm_confidential_guest_init()->kvm_tdx_init() */
bool is_tdx_vm(void)
{
return !!tdx_guest;
}
static inline uint32_t host_cpuid_reg(uint32_t function,
uint32_t index, int reg)
{
uint32_t eax, ebx, ecx, edx;
uint32_t ret = 0;
host_cpuid(function, index, &eax, &ebx, &ecx, &edx);
switch (reg) {
case R_EAX:
ret = eax;
break;
case R_EBX:
ret = ebx;
break;
case R_ECX:
ret = ecx;
break;
case R_EDX:
ret = edx;
break;
}
return ret;
}
static inline uint32_t tdx_cap_cpuid_config(uint32_t function,
uint32_t index, int reg)
{
struct kvm_tdx_cpuid_config *cpuid_c;
int ret = 0;
int i;
if (tdx_caps->nr_cpuid_configs <= 0) {
return ret;
}
for (i = 0; i < tdx_caps->nr_cpuid_configs; i++) {
cpuid_c = &tdx_caps->cpuid_configs[i];
/* 0xffffffff in sub_leaf means the leaf doesn't require a sublesf */
if (cpuid_c->leaf == function &&
(cpuid_c->sub_leaf == 0xffffffff || cpuid_c->sub_leaf == index)) {
switch (reg) {
case R_EAX:
ret = cpuid_c->eax;
break;
case R_EBX:
ret = cpuid_c->ebx;
break;
case R_ECX:
ret = cpuid_c->ecx;
break;
case R_EDX:
ret = cpuid_c->edx;
break;
default:
return 0;
}
}
}
return ret;
}
static FeatureWord get_cpuid_featureword_index(uint32_t function,
uint32_t index, int reg)
{
FeatureWord w;
for (w = 0; w < FEATURE_WORDS; w++) {
FeatureWordInfo *f = &feature_word_info[w];
if (f->type == MSR_FEATURE_WORD || f->cpuid.eax != function ||
f->cpuid.reg != reg ||
(f->cpuid.needs_ecx && f->cpuid.ecx != index)) {
continue;
}
return w;
}
return w;
}
/*
* TDX supported CPUID varies from what KVM reports. Adjust the result by
* applying the TDX restrictions.
*/
void tdx_get_supported_cpuid(uint32_t function, uint32_t index, int reg,
uint32_t *ret)
{
uint32_t vmm_cap = *ret;
FeatureWord w;
/* Only handle features leaves that recognized by feature_word_info[] */
w = get_cpuid_featureword_index(function, index, reg);
if (w == FEATURE_WORDS) {
return;
}
if (tdx_cpuid_lookup[w].inducing_ve) {
*ret &= tdx_cpuid_lookup[w].supported_on_ve;
return;
}
/*
* Include all the native bits as first step. It covers types
* - As configured (if native)
* - Native
* - XFAM related and Attributes realted
*
* It also has side effect to enable unsupported bits, e.g., the
* bits of "fixed0" type while present natively. It's safe because
* the unsupported bits will be masked off by .fixed0 later.
*/
*ret |= host_cpuid_reg(function, index, reg);
/* Adjust according to "fixed" type in tdx_cpuid_lookup. */
*ret |= tdx_cpuid_lookup[w].tdx_fixed1;
*ret &= ~tdx_cpuid_lookup[w].tdx_fixed0;
/*
* Configurable cpuids are supported unconditionally. It's mainly to
* include those configurable regardless of native existence.
*/
*ret |= tdx_cap_cpuid_config(function, index, reg);
/*
* clear the configurable bits that require VMM emulation and VMM doesn't
* report the support.
*/
*ret &= ~(~vmm_cap & tdx_cpuid_lookup[w].vmm_fixup);
/* special handling */
if (function == 1 && reg == R_ECX && !enable_cpu_pm)
*ret &= ~CPUID_EXT_MONITOR;
}
enum tdx_ioctl_level{
TDX_PLATFORM_IOCTL,
TDX_VM_IOCTL,
TDX_VCPU_IOCTL,
};
static int tdx_ioctl_internal(void *state, enum tdx_ioctl_level level, int cmd_id,
__u32 flags, void *data)
{
struct kvm_tdx_cmd tdx_cmd;
int r;
memset(&tdx_cmd, 0x0, sizeof(tdx_cmd));
tdx_cmd.id = cmd_id;
tdx_cmd.flags = flags;
tdx_cmd.data = (__u64)(unsigned long)data;
switch (level) {
case TDX_PLATFORM_IOCTL:
r = kvm_ioctl(kvm_state, KVM_MEMORY_ENCRYPT_OP, &tdx_cmd);
break;
case TDX_VM_IOCTL:
r = kvm_vm_ioctl(kvm_state, KVM_MEMORY_ENCRYPT_OP, &tdx_cmd);
break;
case TDX_VCPU_IOCTL:
r = kvm_vcpu_ioctl(state, KVM_MEMORY_ENCRYPT_OP, &tdx_cmd);
break;
default:
error_report("Invalid tdx_ioctl_level %d", level);
exit(1);
}
return r;
}
static inline int tdx_platform_ioctl(int cmd_id, __u32 flags, void *data)
{
return tdx_ioctl_internal(NULL, TDX_PLATFORM_IOCTL, cmd_id, flags, data);
}
static inline int tdx_vm_ioctl(int cmd_id, __u32 flags, void *data)
{
return tdx_ioctl_internal(NULL, TDX_VM_IOCTL, cmd_id, flags, data);
}
static inline int tdx_vcpu_ioctl(void *vcpu_fd, int cmd_id, __u32 flags,
void *data)
{
return tdx_ioctl_internal(vcpu_fd, TDX_VCPU_IOCTL, cmd_id, flags, data);
}
static int get_tdx_capabilities(Error **errp)
{
struct kvm_tdx_capabilities *caps;
/* 1st generation of TDX reports 6 cpuid configs */
int nr_cpuid_configs = 6;
size_t size;
int r;
do {
size = sizeof(struct kvm_tdx_capabilities) +
nr_cpuid_configs * sizeof(struct kvm_tdx_cpuid_config);
caps = g_malloc0(size);
caps->nr_cpuid_configs = nr_cpuid_configs;
r = tdx_vm_ioctl(KVM_TDX_CAPABILITIES, 0, caps);
if (r == -E2BIG) {
g_free(caps);
nr_cpuid_configs *= 2;
if (nr_cpuid_configs > KVM_MAX_CPUID_ENTRIES) {
error_setg(errp, "%s: KVM TDX seems broken that number of CPUID "
"entries in kvm_tdx_capabilities exceeds limit %d",
__func__, KVM_MAX_CPUID_ENTRIES);
return r;
}
} else if (r < 0) {
g_free(caps);
error_setg_errno(errp, -r, "%s: KVM_TDX_CAPABILITIES failed", __func__);
return r;
}
}
while (r == -E2BIG);
tdx_caps = caps;
return 0;
}
static void update_tdx_cpuid_lookup_by_tdx_caps(void)
{
KvmTdxCpuidLookup *entry;
FeatureWordInfo *fi;
uint32_t config;
FeatureWord w;
FeatureMask *fm;
int i;
/*
* Patch tdx_fixed0/1 by tdx_caps that what TDX module reports as
* configurable is not fixed.
*/
for (w = 0; w < FEATURE_WORDS; w++) {
fi = &feature_word_info[w];
entry = &tdx_cpuid_lookup[w];
if (fi->type != CPUID_FEATURE_WORD) {
continue;
}
config = tdx_cap_cpuid_config(fi->cpuid.eax,
fi->cpuid.needs_ecx ? fi->cpuid.ecx : ~0u,
fi->cpuid.reg);
entry->tdx_fixed0 &= ~config;
entry->tdx_fixed1 &= ~config;
}
for (i = 0; i < ARRAY_SIZE(tdx_attrs_ctrl_fields); i++) {
fm = &tdx_attrs_ctrl_fields[i];
if (tdx_caps->attrs_fixed0 & (1ULL << i)) {
tdx_cpuid_lookup[fm->index].tdx_fixed0 |= fm->mask;
}
if (tdx_caps->attrs_fixed1 & (1ULL << i)) {
tdx_cpuid_lookup[fm->index].tdx_fixed1 |= fm->mask;
}
}
/*
* Because KVM gets XFAM settings via CPUID leaves 0xD, map
* tdx_caps->xfam_fixed{0, 1} into tdx_cpuid_lookup[].tdx_fixed{0, 1}.
*
* Then the enforment applies in tdx_get_configurable_cpuid() naturally.
*/
tdx_cpuid_lookup[FEAT_XSAVE_XCR0_LO].tdx_fixed0 =
(uint32_t)~tdx_caps->xfam_fixed0 & CPUID_XSTATE_XCR0_MASK;
tdx_cpuid_lookup[FEAT_XSAVE_XCR0_LO].tdx_fixed1 =
(uint32_t)tdx_caps->xfam_fixed1 & CPUID_XSTATE_XCR0_MASK;
tdx_cpuid_lookup[FEAT_XSAVE_XCR0_HI].tdx_fixed0 =
(~tdx_caps->xfam_fixed0 & CPUID_XSTATE_XCR0_MASK) >> 32;
tdx_cpuid_lookup[FEAT_XSAVE_XCR0_HI].tdx_fixed1 =
(tdx_caps->xfam_fixed1 & CPUID_XSTATE_XCR0_MASK) >> 32;
tdx_cpuid_lookup[FEAT_XSAVE_XSS_LO].tdx_fixed0 =
(uint32_t)~tdx_caps->xfam_fixed0 & CPUID_XSTATE_XSS_MASK;
tdx_cpuid_lookup[FEAT_XSAVE_XSS_LO].tdx_fixed1 =
(uint32_t)tdx_caps->xfam_fixed1 & CPUID_XSTATE_XSS_MASK;
tdx_cpuid_lookup[FEAT_XSAVE_XSS_HI].tdx_fixed0 =
(~tdx_caps->xfam_fixed0 & CPUID_XSTATE_XSS_MASK) >> 32;
tdx_cpuid_lookup[FEAT_XSAVE_XSS_HI].tdx_fixed1 =
(tdx_caps->xfam_fixed1 & CPUID_XSTATE_XSS_MASK) >> 32;
}
void tdx_set_tdvf_region(MemoryRegion *tdvf_region)
{
assert(!tdx_guest->tdvf_region);
tdx_guest->tdvf_region = tdvf_region;
}
static TdxFirmwareEntry *tdx_get_hob_entry(TdxGuest *tdx)
{
TdxFirmwareEntry *entry;
for_each_tdx_fw_entry(&tdx->tdvf, entry) {
if (entry->type == TDVF_SECTION_TYPE_TD_HOB) {
return entry;
}
}
error_report("TDVF metadata doesn't specify TD_HOB location.");
exit(1);
}
static void tdx_add_ram_entry(uint64_t address, uint64_t length,
enum TdxRamType type)
{
uint32_t nr_entries = tdx_guest->nr_ram_entries;
tdx_guest->ram_entries = g_renew(TdxRamEntry, tdx_guest->ram_entries,
nr_entries + 1);
tdx_guest->ram_entries[nr_entries].address = address;
tdx_guest->ram_entries[nr_entries].length = length;
tdx_guest->ram_entries[nr_entries].type = type;
tdx_guest->nr_ram_entries++;
}
static int tdx_accept_ram_range(uint64_t address, uint64_t length)
{
uint64_t head_start, tail_start, head_length, tail_length;
uint64_t tmp_address, tmp_length;
TdxRamEntry *e;
int i;
for (i = 0; i < tdx_guest->nr_ram_entries; i++) {
e = &tdx_guest->ram_entries[i];
if (address + length <= e->address ||
e->address + e->length <= address) {
continue;
}
/*
* The to-be-accepted ram range must be fully contained by one
* RAM entry.
*/
if (e->address > address ||
e->address + e->length < address + length) {
return -EINVAL;
}
if (e->type == TDX_RAM_ADDED) {
return -EINVAL;
}
break;
}
if (i == tdx_guest->nr_ram_entries) {
return -1;
}
tmp_address = e->address;
tmp_length = e->length;
e->address = address;
e->length = length;
e->type = TDX_RAM_ADDED;
head_length = address - tmp_address;
if (head_length > 0) {
head_start = tmp_address;
tdx_add_ram_entry(head_start, head_length, TDX_RAM_UNACCEPTED);
}
tail_start = address + length;
if (tail_start < tmp_address + tmp_length) {
tail_length = tmp_address + tmp_length - tail_start;
tdx_add_ram_entry(tail_start, tail_length, TDX_RAM_UNACCEPTED);
}
return 0;
}
static int tdx_ram_entry_compare(const void *lhs_, const void* rhs_)
{
const TdxRamEntry *lhs = lhs_;
const TdxRamEntry *rhs = rhs_;
if (lhs->address == rhs->address) {
return 0;
}
if (le64_to_cpu(lhs->address) > le64_to_cpu(rhs->address)) {
return 1;
}
return -1;
}
static void tdx_init_ram_entries(void)
{
unsigned i, j, nr_e820_entries;
nr_e820_entries = e820_get_num_entries();
tdx_guest->ram_entries = g_new(TdxRamEntry, nr_e820_entries);
for (i = 0, j = 0; i < nr_e820_entries; i++) {
uint64_t addr, len;
if (e820_get_entry(i, E820_RAM, &addr, &len)) {
tdx_guest->ram_entries[j].address = addr;
tdx_guest->ram_entries[j].length = len;
tdx_guest->ram_entries[j].type = TDX_RAM_UNACCEPTED;
j++;
}
}
tdx_guest->nr_ram_entries = j;
}
static void tdx_post_init_vcpus(void)
{
TdxFirmwareEntry *hob;
CPUState *cpu;
int r;
hob = tdx_get_hob_entry(tdx_guest);
CPU_FOREACH(cpu) {
r = tdx_vcpu_ioctl(cpu, KVM_TDX_INIT_VCPU, 0, (void *)hob->address);
if (r < 0) {
error_report("KVM_TDX_INIT_VCPU failed %s", strerror(-r));
exit(1);
}
}
}
static void tdx_finalize_vm(Notifier *notifier, void *unused)
{
TdxFirmware *tdvf = &tdx_guest->tdvf;
TdxFirmwareEntry *entry;
RAMBlock *ram_block;
int r;
tdx_init_ram_entries();
for_each_tdx_fw_entry(tdvf, entry) {
switch (entry->type) {
case TDVF_SECTION_TYPE_BFV:
case TDVF_SECTION_TYPE_CFV:
entry->mem_ptr = tdvf->mem_ptr + entry->data_offset;
break;
case TDVF_SECTION_TYPE_TD_HOB:
case TDVF_SECTION_TYPE_TEMP_MEM:
entry->mem_ptr = qemu_ram_mmap(-1, entry->size,
qemu_real_host_page_size(), 0, 0);
tdx_accept_ram_range(entry->address, entry->size);
break;
default:
error_report("Unsupported TDVF section %d", entry->type);
exit(1);
}
}
qsort(tdx_guest->ram_entries, tdx_guest->nr_ram_entries,
sizeof(TdxRamEntry), &tdx_ram_entry_compare);
tdvf_hob_create(tdx_guest, tdx_get_hob_entry(tdx_guest));
tdx_post_init_vcpus();
for_each_tdx_fw_entry(tdvf, entry) {
struct kvm_tdx_init_mem_region mem_region = {
.source_addr = (__u64)entry->mem_ptr,
.gpa = entry->address,
.nr_pages = entry->size / 4096,
};
r = kvm_set_memory_attributes_private(entry->address, entry->size);
if (r < 0) {
error_report("Reserve initial private memory failed %s", strerror(-r));
exit(1);
}
__u32 flags = entry->attributes & TDVF_SECTION_ATTRIBUTES_MR_EXTEND ?
KVM_TDX_MEASURE_MEMORY_REGION : 0;
r = tdx_vm_ioctl(KVM_TDX_INIT_MEM_REGION, flags, &mem_region);
if (r < 0) {
error_report("KVM_TDX_INIT_MEM_REGION failed %s", strerror(-r));
exit(1);
}
if (entry->type == TDVF_SECTION_TYPE_TD_HOB ||
entry->type == TDVF_SECTION_TYPE_TEMP_MEM) {
qemu_ram_munmap(-1, entry->mem_ptr, entry->size);
entry->mem_ptr = NULL;
}
}
/* Tdvf image was copied into private region above. It becomes unnecessary. */
ram_block = tdx_guest->tdvf_region->ram_block;
ram_block_discard_range(ram_block, 0, ram_block->max_length);
r = tdx_vm_ioctl(KVM_TDX_FINALIZE_VM, 0, NULL);
if (r < 0) {
error_report("KVM_TDX_FINALIZE_VM failed %s", strerror(-r));
exit(0);
}
tdx_guest->parent_obj.ready = true;
}
static Notifier tdx_machine_done_notify = {
.notify = tdx_finalize_vm,
};
int tdx_kvm_init(MachineState *ms, Error **errp)
{
X86MachineState *x86ms = X86_MACHINE(ms);
TdxGuest *tdx = TDX_GUEST(OBJECT(ms->cgs));
int r = 0;
ms->require_guest_memfd = true;
if (x86ms->smm == ON_OFF_AUTO_AUTO) {
x86ms->smm = ON_OFF_AUTO_OFF;
} else if (x86ms->smm == ON_OFF_AUTO_ON) {
error_setg(errp, "TDX VM doesn't support SMM");
return -EINVAL;
}
if (x86ms->pic == ON_OFF_AUTO_AUTO) {
x86ms->pic = ON_OFF_AUTO_OFF;
} else if (x86ms->pic == ON_OFF_AUTO_ON) {
error_setg(errp, "TDX VM doesn't support PIC");
return -EINVAL;
}
x86ms->eoi_intercept_unsupported = true;
if (!tdx_caps) {
r = get_tdx_capabilities(errp);
if (r) {
return r;
}
}
update_tdx_cpuid_lookup_by_tdx_caps();
/*
* Set kvm_readonly_mem_allowed to false, because TDX only supports readonly
* memory for shared memory but not for private memory. Besides, whether a
* memslot is private or shared is not determined by QEMU.
*
* Thus, just mark readonly memory not supported for simplicity.
*/
kvm_readonly_mem_allowed = false;
qemu_add_machine_init_done_notifier(&tdx_machine_done_notify);
tdx_guest = tdx;
return 0;
}
static int tdx_validate_attributes(TdxGuest *tdx, Error **errp)
{
if (((tdx->attributes & tdx_caps->attrs_fixed0) | tdx_caps->attrs_fixed1) !=
tdx->attributes) {
error_setg(errp, "Invalid attributes 0x%lx for TDX VM "
"(fixed0 0x%llx, fixed1 0x%llx)",
tdx->attributes, tdx_caps->attrs_fixed0,
tdx_caps->attrs_fixed1);
return -1;
}
if (tdx->attributes & TDX_TD_ATTRIBUTES_DEBUG) {
error_setg(errp, "Current QEMU doesn't support attributes.debug[bit 0] for TDX VM");
return -1;
}
return 0;
}
static int setup_td_guest_attributes(X86CPU *x86cpu, Error **errp)
{
CPUX86State *env = &x86cpu->env;
tdx_guest->attributes |= (env->features[FEAT_7_0_ECX] & CPUID_7_0_ECX_PKS) ?
TDX_TD_ATTRIBUTES_PKS : 0;
tdx_guest->attributes |= x86cpu->enable_pmu ? TDX_TD_ATTRIBUTES_PERFMON : 0;
return tdx_validate_attributes(tdx_guest, errp);
}
int tdx_pre_create_vcpu(CPUState *cpu, Error **errp)
{
MachineState *ms = MACHINE(qdev_get_machine());
X86CPU *x86cpu = X86_CPU(cpu);
CPUX86State *env = &x86cpu->env;
struct kvm_tdx_init_vm *init_vm;
uint8_t *data;
size_t data_len;
int r = 0;
qemu_mutex_lock(&tdx_guest->lock);
if (tdx_guest->initialized) {
goto out;
}
init_vm = g_malloc0(sizeof(struct kvm_tdx_init_vm) +
sizeof(struct kvm_cpuid_entry2) * KVM_MAX_CPUID_ENTRIES);
#define SHA384_DIGEST_SIZE 48
if (tdx_guest->mrconfigid) {
data = qbase64_decode(tdx_guest->mrconfigid,
strlen(tdx_guest->mrconfigid), &data_len, errp);
if (!data || data_len != SHA384_DIGEST_SIZE) {
error_setg(errp, "TDX: failed to decode mrconfigid");
return -1;
}
memcpy(init_vm->mrconfigid, data, data_len);
}
if (tdx_guest->mrowner) {
data = qbase64_decode(tdx_guest->mrowner,
strlen(tdx_guest->mrowner), &data_len, errp);
if (!data || data_len != SHA384_DIGEST_SIZE) {
error_setg(errp, "TDX: failed to decode mrowner");
return -1;
}
memcpy(init_vm->mrowner, data, data_len);
}
if (tdx_guest->mrownerconfig) {
data = qbase64_decode(tdx_guest->mrownerconfig,
strlen(tdx_guest->mrownerconfig), &data_len, errp);
if (!data || data_len != SHA384_DIGEST_SIZE) {
error_setg(errp, "TDX: failed to decode mrownerconfig");
return -1;
}
memcpy(init_vm->mrownerconfig, data, data_len);
}
r = kvm_vm_enable_cap(kvm_state, KVM_CAP_MAX_VCPUS, 0, ms->smp.cpus);
if (r < 0) {
error_setg(errp, "Unable to set MAX VCPUS to %d", ms->smp.cpus);
goto out_free;
}
r = -EINVAL;
if (env->tsc_khz && (env->tsc_khz < TDX_MIN_TSC_FREQUENCY_KHZ ||
env->tsc_khz > TDX_MAX_TSC_FREQUENCY_KHZ)) {
error_setg(errp, "Invalid TSC %ld KHz, must specify cpu_frequency between [%d, %d] kHz",
env->tsc_khz, TDX_MIN_TSC_FREQUENCY_KHZ,
TDX_MAX_TSC_FREQUENCY_KHZ);
goto out;
}
if (env->tsc_khz % (25 * 1000)) {
error_setg(errp, "Invalid TSC %ld KHz, it must be multiple of 25MHz",
env->tsc_khz);
goto out;
}
/* it's safe even env->tsc_khz is 0. KVM uses host's tsc_khz in this case */
r = kvm_vm_ioctl(kvm_state, KVM_SET_TSC_KHZ, env->tsc_khz);
if (r < 0) {
error_setg_errno(errp, -r, "Unable to set TSC frequency to %" PRId64 " kHz",
env->tsc_khz);
goto out;
}
r = setup_td_guest_attributes(x86cpu, errp);
if (r) {
goto out;
}
init_vm->cpuid.nent = kvm_x86_arch_cpuid(env, init_vm->cpuid.entries, 0);
init_vm->attributes = tdx_guest->attributes;
do {
r = tdx_vm_ioctl(KVM_TDX_INIT_VM, 0, init_vm);
} while (r == -EAGAIN);
if (r < 0) {
error_setg_errno(errp, -r, "KVM_TDX_INIT_VM failed");
goto out_free;
}
tdx_guest->initialized = true;
out_free:
g_free(init_vm);
out:
qemu_mutex_unlock(&tdx_guest->lock);
return r;
}
int tdx_parse_tdvf(void *flash_ptr, int size)
{
return tdvf_parse_metadata(&tdx_guest->tdvf, flash_ptr, size);
}
static void tdx_guest_region_add(MemoryListener *listener,
MemoryRegionSection *section)
{
memory_region_set_default_private(section->mr);
}
static MemoryListener tdx_memory_listener = {
.name = TYPE_TDX_GUEST,
.region_add = tdx_guest_region_add,
/* Higher than KVM memory listener = 10. */
.priority = MEMORY_LISTENER_PRIORITY_ACCEL_HIGH,
};
static bool tdx_guest_get_sept_ve_disable(Object *obj, Error **errp)
{
TdxGuest *tdx = TDX_GUEST(obj);
return !!(tdx->attributes & TDX_TD_ATTRIBUTES_SEPT_VE_DISABLE);
}
static void tdx_guest_set_sept_ve_disable(Object *obj, bool value, Error **errp)
{
TdxGuest *tdx = TDX_GUEST(obj);
if (value) {
tdx->attributes |= TDX_TD_ATTRIBUTES_SEPT_VE_DISABLE;
} else {
tdx->attributes &= ~TDX_TD_ATTRIBUTES_SEPT_VE_DISABLE;
}
}
static char * tdx_guest_get_mrconfigid(Object *obj, Error **errp)
{
TdxGuest *tdx = TDX_GUEST(obj);
return g_strdup(tdx->mrconfigid);
}
static void tdx_guest_set_mrconfigid(Object *obj, const char *value, Error **errp)
{
TdxGuest *tdx = TDX_GUEST(obj);
tdx->mrconfigid = g_strdup(value);
}
static char * tdx_guest_get_mrowner(Object *obj, Error **errp)
{
TdxGuest *tdx = TDX_GUEST(obj);
return g_strdup(tdx->mrowner);
}
static void tdx_guest_set_mrowner(Object *obj, const char *value, Error **errp)
{
TdxGuest *tdx = TDX_GUEST(obj);
tdx->mrconfigid = g_strdup(value);
}
static char * tdx_guest_get_mrownerconfig(Object *obj, Error **errp)
{
TdxGuest *tdx = TDX_GUEST(obj);
return g_strdup(tdx->mrownerconfig);
}
static void tdx_guest_set_mrownerconfig(Object *obj, const char *value, Error **errp)
{
TdxGuest *tdx = TDX_GUEST(obj);
tdx->mrconfigid = g_strdup(value);
}
static void tdx_guest_get_quote_generation(Object *obj, Visitor *v,
const char *name, void *opaque,
Error **errp)
{
TdxGuest *tdx = TDX_GUEST(obj);
visit_type_SocketAddress(v, name, &tdx->quote_generation, errp);
}
static void tdx_guest_set_quote_generation(Object *obj, Visitor *v,
const char *name, void *opaque,
Error **errp)
{
TdxGuest *tdx = TDX_GUEST(obj);
SocketAddress *sock = NULL;
if (!visit_type_SocketAddress(v, name, &sock, errp)) {
return;
}
tdx->quote_generation = sock;
}
/* tdx guest */
OBJECT_DEFINE_TYPE_WITH_INTERFACES(TdxGuest,
tdx_guest,
TDX_GUEST,
CONFIDENTIAL_GUEST_SUPPORT,
{ TYPE_USER_CREATABLE },
{ NULL })
static void tdx_guest_init(Object *obj)
{
TdxGuest *tdx = TDX_GUEST(obj);
static bool memory_listener_registered = false;
if (!memory_listener_registered) {
memory_listener_register(&tdx_memory_listener, &address_space_memory);
memory_listener_registered = true;
}
qemu_mutex_init(&tdx->lock);
tdx->attributes = TDX_TD_ATTRIBUTES_SEPT_VE_DISABLE;
object_property_add_bool(obj, "sept-ve-disable",
tdx_guest_get_sept_ve_disable,
tdx_guest_set_sept_ve_disable);
object_property_add_str(obj, "mrconfigid",
tdx_guest_get_mrconfigid,
tdx_guest_set_mrconfigid);
object_property_add_str(obj, "mrowner",
tdx_guest_get_mrowner, tdx_guest_set_mrowner);
object_property_add_str(obj, "mrownerconfig",