-
Notifications
You must be signed in to change notification settings - Fork 16
/
tsffs.h
3160 lines (2981 loc) · 123 KB
/
tsffs.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
// Copyright (C) 2024 Intel Corporation
// SPDX-License-Identifier: Apache-2.0
#if defined(__GNUC__) || defined(__clang__)
#ifdef __i386__
// Copyright (C) 2024 Intel Corporation
// SPDX-License-Identifier: Apache-2.0
/// Definitions and macros for compiled-in harnessing of C and C++ target
/// software for the X86 architecture.
#ifndef TSFFS_H
#define TSFFS_H
/// Define common with LibFuzzer and other fuzzers to allow code that is
/// fuzzing-specific to be left in the codebase. See
/// https://llvm.org/docs/LibFuzzer.html#id35 for more information
#ifndef FUZZING_BUILD_MODE_UNSAFE_FOR_PRODUCTION
#define FUZZING_BUILD_MODE_UNSAFE_FOR_PRODUCTION (1)
#endif // FUZZING_BUILD_MODE_UNSAFE_FOR_PRODUCTION
/// __cpuid
///
/// Invoke the CPUID instruction with a specific value `value` in register
/// `rax`.
///
/// # Arguments
///
/// - `value`: The value to load into the `rax` register before invoking the
/// CPUID instruction
#define __cpuid(value) \
unsigned int _a __attribute__((unused)) = 0; \
unsigned int _b __attribute__((unused)) = 0; \
unsigned int _c __attribute__((unused)) = 0; \
unsigned int _d __attribute__((unused)) = 0; \
__asm__ __volatile__("cpuid\n\t" \
: "=a"(_a), "=b"(_b), "=c"(_c), "=d"(_d) \
: "a"(value));
/// __cpuid_extended1
///
/// Invoke the CPUID instruction with a specific value `value` in register
/// `rax` and a pseudo-argument in register `rdi`.
///
/// # Arguments
///
/// - `value`: The value to load into the `rax` register before invoking the
/// CPUID instruction
/// - `arg0`: The value to load into the `rdi` register before invoking the
/// CPUID instruction
#define __cpuid_extended1(value, arg0) \
unsigned int _a __attribute__((unused)) = 0; \
unsigned int _b __attribute__((unused)) = 0; \
unsigned int _c __attribute__((unused)) = 0; \
unsigned int _d __attribute__((unused)) = 0; \
__asm__ __volatile__("cpuid\n\t" \
: "=a"(_a), "=b"(_b), "=c"(_c), "=d"(_d) \
: "a"(value), "D"(arg0));
/// __cpuid_extended2
///
/// Invoke the CPUID instruction with a specific value `value` in register
/// `rax` and a pseudo-arguments in registers `rdi` and `rsi`.
///
/// # Arguments
///
/// - `value`: The value to load into the `rax` register before invoking the
/// CPUID instruction
/// - `arg0`: The value to load into the `rdi` register before invoking the
/// CPUID instruction
/// - `arg1`: The value to load into the `rsi` register before invoking the
/// CPUID instruction
#define __cpuid_extended2(value, arg0, arg1) \
unsigned int _a __attribute__((unused)) = 0; \
unsigned int _b __attribute__((unused)) = 0; \
unsigned int _c __attribute__((unused)) = 0; \
unsigned int _d __attribute__((unused)) = 0; \
__asm__ __volatile__("cpuid\n\t" \
: "=a"(_a), "=b"(_b), "=c"(_c), "=d"(_d) \
: "a"(value), "D"(arg0), "S"(arg1));
/// __cpuid_extended3
///
/// Invoke the CPUID instruction with a specific value `value` in register
/// `rax` and a pseudo-arguments in registers `rdi`, `rsi`, and `rdx`.
///
/// # Arguments
///
/// - `value`: The value to load into the `rax` register before invoking the
/// CPUID instruction
/// - `arg0`: The value to load into the `rdi` register before invoking the
/// CPUID instruction
/// - `arg1`: The value to load into the `rsi` register before invoking the
/// CPUID instruction
/// - `arg2`: The value to load into the `rdx` register before invoking the
/// CPUID instruction
#define __cpuid_extended3(value, arg0, arg1, arg2) \
unsigned int _a __attribute__((unused)) = 0; \
unsigned int _b __attribute__((unused)) = 0; \
unsigned int _c __attribute__((unused)) = 0; \
unsigned int _d __attribute__((unused)) = 0; \
__asm__ __volatile__("cpuid\n\t" \
: "=a"(_a), "=b"(_b), "=c"(_c), "=d"(_d) \
: "a"(value), "D"(arg0), "S"(arg1), "d"(arg2));
/// __cpuid_extended4
///
/// Invoke the CPUID instruction with a specific value `value` in register
/// `rax` and a pseudo-arguments in registers `rdi`, `rsi`, `rdx`, and `rcx`.
///
/// # Arguments
///
/// - `value`: The value to load into the `rax` register before invoking the
/// CPUID instruction
/// - `arg0`: The value to load into the `rdi` register before invoking the
/// CPUID instruction
/// - `arg1`: The value to load into the `rsi` register before invoking the
/// CPUID instruction
/// - `arg2`: The value to load into the `rdx` register before invoking the
/// CPUID instruction
/// - `arg3`: The value to load into the `rcx` register before invoking the
/// CPUID instruction
#define __cpuid_extended4(value, arg0, arg1, arg2, arg3) \
unsigned int _a __attribute__((unused)) = 0; \
unsigned int _b __attribute__((unused)) = 0; \
unsigned int _c __attribute__((unused)) = 0; \
unsigned int _d __attribute__((unused)) = 0; \
__asm__ __volatile__("cpuid\n\t" \
: "=a"(_a), "=b"(_b), "=c"(_c), "=d"(_d) \
: "a"(value), "D"(arg0), "S"(arg1), "d"(arg2), \
"c"(arg3));
/// Magic value defined by SIMICS as the "leaf" value of a CPUID instruction
/// that is treated as a magic instruction.
#define MAGIC (0x4711U)
/// The default index number used for magic instructions. All magic instructions
/// support multiple start and stop indices, which defaults to 0 if not
/// specified.
#define DEFAULT_INDEX (0x0000U)
/// Pseudo-hypercall number to signal the fuzzer to use the first argument to
/// the magic instruction as the pointer to the testcase buffer and the second
/// argument as a pointer to the size of the testcase buffer.
#define N_START_BUFFER_PTR_SIZE_PTR (0x0001U)
/// HARNESS_START
///
/// Signal the fuzzer to start the fuzzing loop at the point this macro is
/// called. The default "index" of 0 will be used. If you need multiple start
/// harnesses compiled into the same binary, you can use the
/// `HARNESS_START_INDEX` macro to specify different indices, then enable them
/// at runtime by configuring the fuzzer.
///
/// When this macro is called:
///
/// - A snapshot will be taken and saved
/// - The buffer pointed to by `buffer` will be saved and used as the testcase
/// buffer. Each
/// fuzzing iteration, a new test case will be written to this buffer.
/// - The size of the buffer pointed to by `size_ptr` will be saved as the
/// maximum testcase size. Each fuzzing iteration, the actual size of the
/// current testcase will be written to `*size_ptr`.
///
/// # Arguments
///
/// - `buffer`: The pointer to the testcase buffer
/// - `size_ptr`: The pointer to the size of the testcase buffer
///
/// # Example
///
/// ```
/// unsigned char buffer[1024];
/// size_t size;
/// HARNESS_START(buffer, &size);
/// ```
#define HARNESS_START(buffer, size_ptr) \
do { \
unsigned int value = (N_START_BUFFER_PTR_SIZE_PTR << 0x10U) | MAGIC; \
__cpuid_extended3(value, DEFAULT_INDEX, buffer, size_ptr); \
} while (0);
/// HARNESS_START_INDEX
///
/// Signal the fuzzer to start the fuzzing loop at the point this macro is
/// called. The index specified by `start_index` will be used. If you need
/// multiple start harnesses compiled into the same binary, you can use this
/// macro to specify different indices, then enable them at runtime by
/// configuring the fuzzer.
///
/// When this macro is called:
///
/// - A snapshot will be taken and saved
/// - The buffer pointed to by `buffer` will be saved and used as the testcase
/// buffer. Each
/// fuzzing iteration, a new test case will be written to this buffer.
/// - The size of the buffer pointed to by `size_ptr` will be saved as the
/// maximum testcase size. Each fuzzing iteration, the actual size of the
/// current testcase will be written to `*size_ptr`.
///
/// # Arguments
///
/// - `start_index`: The index to use for this start harness
/// - `buffer`: The pointer to the testcase buffer
/// - `size_ptr`: The pointer to the size of the testcase buffer
///
/// # Example
///
/// ```
/// unsigned char buffer[1024];
/// size_t size;
/// HARNESS_START_INDEX(0x0001U, buffer, &size);
/// ```
#define HARNESS_START_INDEX(start_index, buffer, size_ptr) \
do { \
unsigned int value = (N_START_BUFFER_PTR_SIZE_PTR << 0x10U) | MAGIC; \
__cpuid_extended3(value, start_index, buffer, size_ptr); \
} while (0);
/// Pseudo-hypercall number to signal the fuzzer to use the first argument to
/// the magic instruction as the pointer to the testcase buffer and the second
/// argument as the maximum size of the testcase buffer.
#define N_START_BUFFER_PTR_SIZE_VAL (0x0002U)
/// HARNESS_START_WITH_MAXIMUM_SIZE
///
/// Signal the fuzzer to start the fuzzing loop at the point this macro is
/// called. The default "index" of 0 will be used. If you need multiple start
/// harnesses compiled into the same binary, you can use the
/// `HARNESS_START_WITH_MAXIMUM_SIZE_INDEX` macro to specify different indices,
/// then enable them at runtime by configuring the fuzzer.
///
/// When this macro is called:
///
/// - A snapshot will be taken and saved
/// - The buffer pointed to by `buffer` will be saved and used as the testcase
/// buffer. Each
/// fuzzing iteration, a new test case will be written to this buffer.
/// - The `max_size` value will be saved as the maximum testcase size. Fuzzing
/// test cases will be truncated to this size before being written to the
/// buffer.
///
/// # Arguments
///
/// - `buffer`: The pointer to the testcase buffer
/// - `max_size`: The maximum size of the testcase buffer
///
/// # Example
///
/// ```
/// unsigned char buffer[1024];
/// HARNESS_START_WITH_MAXIMUM_SIZE(buffer, 1024);
/// ```
#define HARNESS_START_WITH_MAXIMUM_SIZE(buffer, max_size) \
do { \
unsigned int value = (N_START_BUFFER_PTR_SIZE_VAL << 0x10U) | MAGIC; \
__cpuid_extended3(value, DEFAULT_INDEX, buffer, max_size); \
} while (0);
/// HARNESS_START_WITH_MAXIMUM_SIZE_INDEX
///
/// Signal the fuzzer to start the fuzzing loop at the point this macro is
/// called. The index specified by `start_index` will be used. If you need
/// multiple start harnesses compiled into the same binary, you can use this
/// macro to specify different indices, then enable them at runtime by
/// configuring the fuzzer.
///
/// When this macro is called:
///
/// - A snapshot will be taken and saved
/// - The buffer pointed to by `buffer` will be saved and used as the testcase
/// buffer. Each
/// fuzzing iteration, a new test case will be written to this buffer.
/// - The `max_size` value will be saved as the maximum testcase size. Fuzzing
/// test cases will be truncated to this size before being written to the
/// buffer.
///
/// # Arguments
///
/// - `start_index`: The index to use for this start harness
/// - `buffer`: The pointer to the testcase buffer
/// - `max_size`: The maximum size of the testcase buffer
///
/// # Example
///
/// ```
/// unsigned char buffer[1024];
/// HARNESS_START_WITH_MAXIMUM_SIZE_INDEX(0x0001U, buffer, 1024);
/// ```
#define HARNESS_START_WITH_MAXIMUM_SIZE_INDEX(start_index, buffer, max_size) \
do { \
unsigned int value = (N_START_BUFFER_PTR_SIZE_VAL << 0x10U) | MAGIC; \
__cpuid_extended3(value, start_index, buffer, max_size); \
} while (0);
/// Pseudo-hypercall number to signal the fuzzer to use the first argument to
/// the magic instruction as the pointer to the testcase buffer, the second
/// argument as a pointer to the size of the testcase buffer, and the third
/// argument as the maximum size of the testcase buffer.
#define N_START_BUFFER_PTR_SIZE_PTR_VAL (0x0003U)
/// HARNESS_START_WITH_MAXIMUM_SIZE_AND_PTR
///
/// Signal the fuzzer to start the fuzzing loop at the point this macro is
/// called. The default "index" of 0 will be used. If you need multiple start
/// harnesses compiled into the same binary, you can use the
/// `HARNESS_START_WITH_MAXIMUM_SIZE_AND_PTR_INDEX` macro to specify different
/// indices, then enable them at runtime by configuring the fuzzer.
///
/// When this macro is called:
///
/// - A snapshot will be taken and saved
/// - The buffer pointed to by `buffer` will be saved and used as the testcase
/// buffer. Each
/// fuzzing iteration, a new test case will be written to this buffer.
/// - The address `size_ptr` will be saved. Each fuzzing iteration, the actual
/// size of the current testcase will be written to `*size_ptr`.
/// - The `max_size` value will be saved as the maximum testcase size. Fuzzing
/// test cases will be truncated to this size before being written to the
/// buffer.
///
/// # Arguments
///
/// - `buffer`: The pointer to the testcase buffer
/// - `size_ptr`: The pointer to the size of the testcase buffer
/// - `max_size`: The maximum size of the testcase buffer
///
/// # Example
///
/// ```
/// unsigned char buffer[1024];
/// size_t size;
/// HARNESS_START_WITH_MAXIMUM_SIZE_AND_PTR(buffer, &size, 1024);
/// ```
#define HARNESS_START_WITH_MAXIMUM_SIZE_AND_PTR(buffer, size_ptr, max_size) \
do { \
unsigned int value = (N_START_BUFFER_PTR_SIZE_PTR_VAL << 0x10U) | MAGIC; \
__cpuid_extended4(value, DEFAULT_INDEX, buffer, size_ptr, max_size); \
} while (0);
/// HARNESS_START_WITH_MAXIMUM_SIZE_AND_PTR_INDEX
///
/// Signal the fuzzer to start the fuzzing loop at the point this macro is
/// called. The index specified by `start_index` will be used. If you need
/// multiple start harnesses compiled into the same binary, you can use this
/// macro to specify different indices, then enable them at runtime by
/// configuring the fuzzer.
///
/// When this macro is called:
///
/// - A snapshot will be taken and saved
/// - The buffer pointed to by `buffer` will be saved and used as the testcase
/// buffer. Each
/// fuzzing iteration, a new test case will be written to this buffer.
/// - The address `size_ptr` will be saved. Each fuzzing iteration, the actual
/// size of the current testcase will be written to `*size_ptr`.
/// - The `max_size` value will be saved as the maximum testcase size. Fuzzing
/// test cases will be truncated to this size before being written to the
/// buffer.
///
/// # Arguments
///
/// - `start_index`: The index to use for this start harness
/// - `buffer`: The pointer to the testcase buffer
/// - `size_ptr`: The pointer to the size of the testcase buffer
/// - `max_size`: The maximum size of the testcase buffer
///
/// # Example
///
/// ```
/// unsigned char buffer[1024];
/// size_t size;
/// HARNESS_START_WITH_MAXIMUM_SIZE_AND_PTR_INDEX(0x0001U, buffer, &size, 1024);
/// ```
#define HARNESS_START_WITH_MAXIMUM_SIZE_AND_PTR_INDEX(start_index, buffer, \
size_ptr, max_size) \
do { \
unsigned int value = (N_START_BUFFER_PTR_SIZE_PTR_VAL << 0x10U) | MAGIC; \
__cpuid_extended4(value, start_index, buffer, size_ptr, max_size); \
} while (0);
/// Pseudo-hypercall number to signal the fuzzer to stop the current fuzzing
/// iteration and reset to the beginning of the fuzzing loop with a "normal"
/// stop status, indicating no solution has occurred.
#define N_STOP_NORMAL (0x0004U)
/// HARNESS_STOP
///
/// Signal the fuzzer to stop and reset to the beginning of the fuzzing loop
/// with a "normal" stop status, indicating no solution has occurred. The
/// default index of 0 will be used. If you need to differentiate between
/// multiple stop harnesses compiled into the same binary, you can use the
/// `HARNESS_STOP_INDEX` macro to specify different indices, then enable them at
/// runtime by configuring the fuzzer.
///
/// # Example
///
/// ```
/// HARNESS_STOP();
/// ```
#define HARNESS_STOP() \
do { \
unsigned int value = (N_STOP_NORMAL << 0x10U) | MAGIC; \
__cpuid_extended1(value, DEFAULT_INDEX); \
} while (0);
/// HARNESS_STOP_INDEX
///
/// Signal the fuzzer to stop and reset to the beginning of the fuzzing loop
/// with a "normal" stop status, indicating no solution has occurred. The index
/// specified by `stop_index` will be used. If you need to differentiate between
/// multiple stop harnesses compiled into the same binary, you can use this
/// macro to specify different indices, then enable them at runtime by
/// configuring the fuzzer.
///
/// # Arguments
///
/// - `stop_index`: The index to use for this stop harness
///
/// # Example
///
/// ```
/// HARNESS_STOP_INDEX(0x0001U);
/// ```
#define HARNESS_STOP_INDEX(stop_index) \
do { \
unsigned int value = (N_STOP_NORMAL << 0x10U) | MAGIC; \
__cpuid_extended1(value, stop_index); \
} while (0);
/// Pseudo-hypercall number to signal the fuzzer that a custom assertion has
/// occurred, and the fuzzer should stop the current fuzzing iteration and reset
/// to the beginning of the fuzzing loop with a "solution" stop status.
#define N_STOP_ASSERT (0x0005U)
/// HARNESS_ASSERT
///
/// Signal the fuzzer that a custom assertion has occurred, and the fuzzer
/// should stop the current fuzzing iteration and reset to the beginning of the
/// fuzzing loop with a "solution" stop status. The default index of 0 will be
/// used. If you need to differentiate between multiple assertion harnesses
/// compiled into the same binary, you can use the `HARNESS_ASSERT_INDEX` macro
/// to specify different indices, then enable them at runtime by configuring the
/// fuzzer.
///
/// # Example
///
/// ```
/// HARNESS_ASSERT();
/// ```
#define HARNESS_ASSERT() \
do { \
unsigned int value = (N_STOP_ASSERT << 0x10U) | MAGIC; \
__cpuid_extended1(value, DEFAULT_INDEX); \
} while (0);
/// HARNESS_ASSERT_INDEX
///
/// Signal the fuzzer that a custom assertion has occurred, and the fuzzer
/// should stop the current fuzzing iteration and reset to the beginning of the
/// fuzzing loop with a "solution" stop status. The index specified by
/// `assert_index` will be used. If you need to differentiate between multiple
/// assertion harnesses compiled into the same binary, you can use this macro to
/// specify different indices, then enable them at runtime by configuring the
/// fuzzer.
///
/// # Arguments
///
/// - `assert_index`: The index to use for this assertion harness
///
/// # Example
///
/// ```
/// HARNESS_ASSERT_INDEX(0x0001U);
/// ```
#define HARNESS_ASSERT_INDEX(assert_index) \
do { \
unsigned int value = (N_STOP_ASSERT << 0x10U) | MAGIC; \
__cpuid_extended1(value, assert_index); \
} while (0);
#endif // TSFFS_H
#elif __x86_64__
// Copyright (C) 2024 Intel Corporation
// SPDX-License-Identifier: Apache-2.0
/// Definitions and macros for compiled-in harnessing of C and C++ target
/// software for the x86_64 architecture.
#ifndef TSFFS_H
#define TSFFS_H
/// Define common with LibFuzzer and other fuzzers to allow code that is
/// fuzzing-specific to be left in the codebase. See
/// https://llvm.org/docs/LibFuzzer.html#id35 for more information
#ifndef FUZZING_BUILD_MODE_UNSAFE_FOR_PRODUCTION
#define FUZZING_BUILD_MODE_UNSAFE_FOR_PRODUCTION (1)
#endif // FUZZING_BUILD_MODE_UNSAFE_FOR_PRODUCTION
/// __cpuid
///
/// Invoke the CPUID instruction with a specific value `value` in register
/// `rax`.
///
/// # Arguments
///
/// - `value`: The value to load into the `rax` register before invoking the
/// CPUID instruction
#define __cpuid(value) \
unsigned int _a __attribute__((unused)) = 0; \
unsigned int _b __attribute__((unused)) = 0; \
unsigned int _c __attribute__((unused)) = 0; \
unsigned int _d __attribute__((unused)) = 0; \
__asm__ __volatile__("cpuid\n\t" \
: "=a"(_a), "=b"(_b), "=c"(_c), "=d"(_d) \
: "a"(value));
/// __cpuid_extended1
///
/// Invoke the CPUID instruction with a specific value `value` in register
/// `rax` and a pseudo-argument in register `rdi`.
///
/// # Arguments
///
/// - `value`: The value to load into the `rax` register before invoking the
/// CPUID instruction
/// - `arg0`: The value to load into the `rdi` register before invoking the
/// CPUID instruction
#define __cpuid_extended1(value, arg0) \
unsigned int _a __attribute__((unused)) = 0; \
unsigned int _b __attribute__((unused)) = 0; \
unsigned int _c __attribute__((unused)) = 0; \
unsigned int _d __attribute__((unused)) = 0; \
__asm__ __volatile__("cpuid\n\t" \
: "=a"(_a), "=b"(_b), "=c"(_c), "=d"(_d) \
: "a"(value), "D"(arg0));
/// __cpuid_extended2
///
/// Invoke the CPUID instruction with a specific value `value` in register
/// `rax` and a pseudo-arguments in registers `rdi` and `rsi`.
///
/// # Arguments
///
/// - `value`: The value to load into the `rax` register before invoking the
/// CPUID instruction
/// - `arg0`: The value to load into the `rdi` register before invoking the
/// CPUID instruction
/// - `arg1`: The value to load into the `rsi` register before invoking the
/// CPUID instruction
#define __cpuid_extended2(value, arg0, arg1) \
unsigned int _a __attribute__((unused)) = 0; \
unsigned int _b __attribute__((unused)) = 0; \
unsigned int _c __attribute__((unused)) = 0; \
unsigned int _d __attribute__((unused)) = 0; \
__asm__ __volatile__("cpuid\n\t" \
: "=a"(_a), "=b"(_b), "=c"(_c), "=d"(_d) \
: "a"(value), "D"(arg0), "S"(arg1));
/// __cpuid_extended3
///
/// Invoke the CPUID instruction with a specific value `value` in register
/// `rax` and a pseudo-arguments in registers `rdi`, `rsi`, and `rdx`.
///
/// # Arguments
///
/// - `value`: The value to load into the `rax` register before invoking the
/// CPUID instruction
/// - `arg0`: The value to load into the `rdi` register before invoking the
/// CPUID instruction
/// - `arg1`: The value to load into the `rsi` register before invoking the
/// CPUID instruction
/// - `arg2`: The value to load into the `rdx` register before invoking the
/// CPUID instruction
#define __cpuid_extended3(value, arg0, arg1, arg2) \
unsigned int _a __attribute__((unused)) = 0; \
unsigned int _b __attribute__((unused)) = 0; \
unsigned int _c __attribute__((unused)) = 0; \
unsigned int _d __attribute__((unused)) = 0; \
__asm__ __volatile__("cpuid\n\t" \
: "=a"(_a), "=b"(_b), "=c"(_c), "=d"(_d) \
: "a"(value), "D"(arg0), "S"(arg1), "d"(arg2));
/// __cpuid_extended4
///
/// Invoke the CPUID instruction with a specific value `value` in register
/// `rax` and a pseudo-arguments in registers `rdi`, `rsi`, `rdx`, and `rcx`.
///
/// # Arguments
///
/// - `value`: The value to load into the `rax` register before invoking the
/// CPUID instruction
/// - `arg0`: The value to load into the `rdi` register before invoking the
/// CPUID instruction
/// - `arg1`: The value to load into the `rsi` register before invoking the
/// CPUID instruction
/// - `arg2`: The value to load into the `rdx` register before invoking the
/// CPUID instruction
/// - `arg3`: The value to load into the `rcx` register before invoking the
/// CPUID instruction
#define __cpuid_extended4(value, arg0, arg1, arg2, arg3) \
unsigned int _a __attribute__((unused)) = 0; \
unsigned int _b __attribute__((unused)) = 0; \
unsigned int _c __attribute__((unused)) = 0; \
unsigned int _d __attribute__((unused)) = 0; \
__asm__ __volatile__("cpuid\n\t" \
: "=a"(_a), "=b"(_b), "=c"(_c), "=d"(_d) \
: "a"(value), "D"(arg0), "S"(arg1), "d"(arg2), \
"c"(arg3));
/// Magic value defined by SIMICS as the "leaf" value of a CPUID instruction
/// that is treated as a magic instruction.
#define MAGIC (0x4711U)
/// The default index number used for magic instructions. All magic instructions
/// support multiple start and stop indices, which defaults to 0 if not
/// specified.
#define DEFAULT_INDEX (0x0000U)
/// Pseudo-hypercall number to signal the fuzzer to use the first argument to
/// the magic instruction as the pointer to the testcase buffer and the second
/// argument as a pointer to the size of the testcase buffer.
#define N_START_BUFFER_PTR_SIZE_PTR (0x0001U)
/// HARNESS_START
///
/// Signal the fuzzer to start the fuzzing loop at the point this macro is
/// called. The default "index" of 0 will be used. If you need multiple start
/// harnesses compiled into the same binary, you can use the
/// `HARNESS_START_INDEX` macro to specify different indices, then enable them
/// at runtime by configuring the fuzzer.
///
/// When this macro is called:
///
/// - A snapshot will be taken and saved
/// - The buffer pointed to by `buffer` will be saved and used as the testcase
/// buffer. Each
/// fuzzing iteration, a new test case will be written to this buffer.
/// - The size of the buffer pointed to by `size_ptr` will be saved as the
/// maximum testcase size. Each fuzzing iteration, the actual size of the
/// current testcase will be written to `*size_ptr`.
///
/// # Arguments
///
/// - `buffer`: The pointer to the testcase buffer
/// - `size_ptr`: The pointer to the size of the testcase buffer
///
/// # Example
///
/// ```
/// unsigned char buffer[1024];
/// size_t size;
/// HARNESS_START(buffer, &size);
/// ```
#define HARNESS_START(buffer, size_ptr) \
do { \
unsigned int value = (N_START_BUFFER_PTR_SIZE_PTR << 0x10U) | MAGIC; \
__cpuid_extended3(value, DEFAULT_INDEX, buffer, size_ptr); \
} while (0);
/// HARNESS_START_INDEX
///
/// Signal the fuzzer to start the fuzzing loop at the point this macro is
/// called. The index specified by `start_index` will be used. If you need
/// multiple start harnesses compiled into the same binary, you can use this
/// macro to specify different indices, then enable them at runtime by
/// configuring the fuzzer.
///
/// When this macro is called:
///
/// - A snapshot will be taken and saved
/// - The buffer pointed to by `buffer` will be saved and used as the testcase
/// buffer. Each
/// fuzzing iteration, a new test case will be written to this buffer.
/// - The size of the buffer pointed to by `size_ptr` will be saved as the
/// maximum testcase size. Each fuzzing iteration, the actual size of the
/// current testcase will be written to `*size_ptr`.
///
/// # Arguments
///
/// - `start_index`: The index to use for this start harness
/// - `buffer`: The pointer to the testcase buffer
/// - `size_ptr`: The pointer to the size of the testcase buffer
///
/// # Example
///
/// ```
/// unsigned char buffer[1024];
/// size_t size;
/// HARNESS_START_INDEX(0x0001U, buffer, &size);
/// ```
#define HARNESS_START_INDEX(start_index, buffer, size_ptr) \
do { \
unsigned int value = (N_START_BUFFER_PTR_SIZE_PTR << 0x10U) | MAGIC; \
__cpuid_extended3(value, start_index, buffer, size_ptr); \
} while (0);
/// Pseudo-hypercall number to signal the fuzzer to use the first argument to
/// the magic instruction as the pointer to the testcase buffer and the second
/// argument as the maximum size of the testcase buffer.
#define N_START_BUFFER_PTR_SIZE_VAL (0x0002U)
/// HARNESS_START_WITH_MAXIMUM_SIZE
///
/// Signal the fuzzer to start the fuzzing loop at the point this macro is
/// called. The default "index" of 0 will be used. If you need multiple start
/// harnesses compiled into the same binary, you can use the
/// `HARNESS_START_WITH_MAXIMUM_SIZE_INDEX` macro to specify different indices,
/// then enable them at runtime by configuring the fuzzer.
///
/// When this macro is called:
///
/// - A snapshot will be taken and saved
/// - The buffer pointed to by `buffer` will be saved and used as the testcase
/// buffer. Each
/// fuzzing iteration, a new test case will be written to this buffer.
/// - The `max_size` value will be saved as the maximum testcase size. Fuzzing
/// test cases will be truncated to this size before being written to the
/// buffer.
///
/// # Arguments
///
/// - `buffer`: The pointer to the testcase buffer
/// - `max_size`: The maximum size of the testcase buffer
///
/// # Example
///
/// ```
/// unsigned char buffer[1024];
/// HARNESS_START_WITH_MAXIMUM_SIZE(buffer, 1024);
/// ```
#define HARNESS_START_WITH_MAXIMUM_SIZE(buffer, max_size) \
do { \
unsigned int value = (N_START_BUFFER_PTR_SIZE_VAL << 0x10U) | MAGIC; \
__cpuid_extended3(value, DEFAULT_INDEX, buffer, max_size); \
} while (0);
/// HARNESS_START_WITH_MAXIMUM_SIZE_INDEX
///
/// Signal the fuzzer to start the fuzzing loop at the point this macro is
/// called. The index specified by `start_index` will be used. If you need
/// multiple start harnesses compiled into the same binary, you can use this
/// macro to specify different indices, then enable them at runtime by
/// configuring the fuzzer.
///
/// When this macro is called:
///
/// - A snapshot will be taken and saved
/// - The buffer pointed to by `buffer` will be saved and used as the testcase
/// buffer. Each
/// fuzzing iteration, a new test case will be written to this buffer.
/// - The `max_size` value will be saved as the maximum testcase size. Fuzzing
/// test cases will be truncated to this size before being written to the
/// buffer.
///
/// # Arguments
///
/// - `start_index`: The index to use for this start harness
/// - `buffer`: The pointer to the testcase buffer
/// - `max_size`: The maximum size of the testcase buffer
///
/// # Example
///
/// ```
/// unsigned char buffer[1024];
/// HARNESS_START_WITH_MAXIMUM_SIZE_INDEX(0x0001U, buffer, 1024);
/// ```
#define HARNESS_START_WITH_MAXIMUM_SIZE_INDEX(start_index, buffer, max_size) \
do { \
unsigned int value = (N_START_BUFFER_PTR_SIZE_VAL << 0x10U) | MAGIC; \
__cpuid_extended3(value, start_index, buffer, max_size); \
} while (0);
/// Pseudo-hypercall number to signal the fuzzer to use the first argument to
/// the magic instruction as the pointer to the testcase buffer, the second
/// argument as a pointer to the size of the testcase buffer, and the third
/// argument as the maximum size of the testcase buffer.
#define N_START_BUFFER_PTR_SIZE_PTR_VAL (0x0003U)
/// HARNESS_START_WITH_MAXIMUM_SIZE_AND_PTR
///
/// Signal the fuzzer to start the fuzzing loop at the point this macro is
/// called. The default "index" of 0 will be used. If you need multiple start
/// harnesses compiled into the same binary, you can use the
/// `HARNESS_START_WITH_MAXIMUM_SIZE_AND_PTR_INDEX` macro to specify different
/// indices, then enable them at runtime by configuring the fuzzer.
///
/// When this macro is called:
///
/// - A snapshot will be taken and saved
/// - The buffer pointed to by `buffer` will be saved and used as the testcase
/// buffer. Each
/// fuzzing iteration, a new test case will be written to this buffer.
/// - The address `size_ptr` will be saved. Each fuzzing iteration, the actual
/// size of the current testcase will be written to `*size_ptr`.
/// - The `max_size` value will be saved as the maximum testcase size. Fuzzing
/// test cases will be truncated to this size before being written to the
/// buffer.
///
/// # Arguments
///
/// - `buffer`: The pointer to the testcase buffer
/// - `size_ptr`: The pointer to the size of the testcase buffer
/// - `max_size`: The maximum size of the testcase buffer
///
/// # Example
///
/// ```
/// unsigned char buffer[1024];
/// size_t size;
/// HARNESS_START_WITH_MAXIMUM_SIZE_AND_PTR(buffer, &size, 1024);
/// ```
#define HARNESS_START_WITH_MAXIMUM_SIZE_AND_PTR(buffer, size_ptr, max_size) \
do { \
unsigned int value = (N_START_BUFFER_PTR_SIZE_PTR_VAL << 0x10U) | MAGIC; \
__cpuid_extended4(value, DEFAULT_INDEX, buffer, size_ptr, max_size); \
} while (0);
/// HARNESS_START_WITH_MAXIMUM_SIZE_AND_PTR_INDEX
///
/// Signal the fuzzer to start the fuzzing loop at the point this macro is
/// called. The index specified by `start_index` will be used. If you need
/// multiple start harnesses compiled into the same binary, you can use this
/// macro to specify different indices, then enable them at runtime by
/// configuring the fuzzer.
///
/// When this macro is called:
///
/// - A snapshot will be taken and saved
/// - The buffer pointed to by `buffer` will be saved and used as the testcase
/// buffer. Each
/// fuzzing iteration, a new test case will be written to this buffer.
/// - The address `size_ptr` will be saved. Each fuzzing iteration, the actual
/// size of the current testcase will be written to `*size_ptr`.
/// - The `max_size` value will be saved as the maximum testcase size. Fuzzing
/// test cases will be truncated to this size before being written to the
/// buffer.
///
/// # Arguments
///
/// - `start_index`: The index to use for this start harness
/// - `buffer`: The pointer to the testcase buffer
/// - `size_ptr`: The pointer to the size of the testcase buffer
/// - `max_size`: The maximum size of the testcase buffer
///
/// # Example
///
/// ```
/// unsigned char buffer[1024];
/// size_t size;
/// HARNESS_START_WITH_MAXIMUM_SIZE_AND_PTR_INDEX(0x0001U, buffer, &size, 1024);
/// ```
#define HARNESS_START_WITH_MAXIMUM_SIZE_AND_PTR_INDEX(start_index, buffer, \
size_ptr, max_size) \
do { \
unsigned int value = (N_START_BUFFER_PTR_SIZE_PTR_VAL << 0x10U) | MAGIC; \
__cpuid_extended4(value, start_index, buffer, size_ptr, max_size); \
} while (0);
/// Pseudo-hypercall number to signal the fuzzer to stop the current fuzzing
/// iteration and reset to the beginning of the fuzzing loop with a "normal"
/// stop status, indicating no solution has occurred.
#define N_STOP_NORMAL (0x0004U)
/// HARNESS_STOP
///
/// Signal the fuzzer to stop and reset to the beginning of the fuzzing loop
/// with a "normal" stop status, indicating no solution has occurred. The
/// default index of 0 will be used. If you need to differentiate between
/// multiple stop harnesses compiled into the same binary, you can use the
/// `HARNESS_STOP_INDEX` macro to specify different indices, then enable them at
/// runtime by configuring the fuzzer.
///
/// # Example
///
/// ```
/// HARNESS_STOP();
/// ```
#define HARNESS_STOP() \
do { \
unsigned int value = (N_STOP_NORMAL << 0x10U) | MAGIC; \
__cpuid_extended1(value, DEFAULT_INDEX); \
} while (0);
/// HARNESS_STOP_INDEX
///
/// Signal the fuzzer to stop and reset to the beginning of the fuzzing loop
/// with a "normal" stop status, indicating no solution has occurred. The index
/// specified by `stop_index` will be used. If you need to differentiate between
/// multiple stop harnesses compiled into the same binary, you can use this
/// macro to specify different indices, then enable them at runtime by
/// configuring the fuzzer.
///
/// # Arguments
///
/// - `stop_index`: The index to use for this stop harness
///
/// # Example
///
/// ```
/// HARNESS_STOP_INDEX(0x0001U);
/// ```
#define HARNESS_STOP_INDEX(stop_index) \
do { \
unsigned int value = (N_STOP_NORMAL << 0x10U) | MAGIC; \
__cpuid_extended1(value, stop_index); \
} while (0);
/// Pseudo-hypercall number to signal the fuzzer that a custom assertion has
/// occurred, and the fuzzer should stop the current fuzzing iteration and reset
/// to the beginning of the fuzzing loop with a "solution" stop status.
#define N_STOP_ASSERT (0x0005U)
/// HARNESS_ASSERT
///
/// Signal the fuzzer that a custom assertion has occurred, and the fuzzer
/// should stop the current fuzzing iteration and reset to the beginning of the
/// fuzzing loop with a "solution" stop status. The default index of 0 will be
/// used. If you need to differentiate between multiple assertion harnesses
/// compiled into the same binary, you can use the `HARNESS_ASSERT_INDEX` macro
/// to specify different indices, then enable them at runtime by configuring the
/// fuzzer.
///
/// # Example
///
/// ```
/// HARNESS_ASSERT();
/// ```
#define HARNESS_ASSERT() \
do { \
unsigned int value = (N_STOP_ASSERT << 0x10U) | MAGIC; \
__cpuid_extended1(value, DEFAULT_INDEX); \
} while (0);
/// HARNESS_ASSERT_INDEX
///
/// Signal the fuzzer that a custom assertion has occurred, and the fuzzer
/// should stop the current fuzzing iteration and reset to the beginning of the
/// fuzzing loop with a "solution" stop status. The index specified by
/// `assert_index` will be used. If you need to differentiate between multiple
/// assertion harnesses compiled into the same binary, you can use this macro to
/// specify different indices, then enable them at runtime by configuring the
/// fuzzer.
///
/// # Arguments
///
/// - `assert_index`: The index to use for this assertion harness
///
/// # Example
///
/// ```
/// HARNESS_ASSERT_INDEX(0x0001U);
/// ```
#define HARNESS_ASSERT_INDEX(assert_index) \
do { \
unsigned int value = (N_STOP_ASSERT << 0x10U) | MAGIC; \
__cpuid_extended1(value, assert_index); \
} while (0);
#endif // TSFFS_H
#elif __riscv && !__LP64__
// Copyright (C) 2024 Intel Corporation
// SPDX-License-Identifier: Apache-2.0
/// Definitions and macros for compiled-in harnessing of C and C++ target
/// software for the RISC-V (32-bit) architecture
#ifndef TSFFS_H
#define TSFFS_H
/// Define common with LibFuzzer and other fuzzers to allow code that is
/// fuzzing-specific to be left in the codebase. See
/// https://llvm.org/docs/LibFuzzer.html#id35 for more information
#ifndef FUZZING_BUILD_MODE_UNSAFE_FOR_PRODUCTION
#define FUZZING_BUILD_MODE_UNSAFE_FOR_PRODUCTION (1)
#endif // FUZZING_BUILD_MODE_UNSAFE_FOR_PRODUCTION
/// __srai
///
/// Invoke the magic instruction defined by SIMICS for the RISC-V architecture
/// with a specific value of `n`
///
/// # Arguments
///
/// * `value` - The value of `n` to use in the magic instruction
#define __srai(value) \
__asm__ __volatile__("srai zero, zero, %0" : : "I"(value) :)
/// __srai_extended1
///
/// Invoke the magic instruction defined by SIMICS for the RISC-V architecture
/// with a specific value of `n` and a pseudo-argument in register `a0`.
///
/// # Arguments
///
/// * `value` - The value of `n` to use in the magic instruction
/// * `arg0` - The value to place in register `a0`
#define __srai_extended1(value, arg0) \
__asm__ __volatile__("mv a0, %0; srai zero, zero, %1" \
: \