We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
For every operation in nML we have (op / action) section. For eample:
action = { rd = sign_extend(XWORD, rs1<31..0> + sign_extend(WORD, imm)); }
https://github.com/ispras/RISC-V-nML/blob/main/model/riscv_rv64i.nml#L105-L107
Spike is the golden RISC-V simulator has set of similar descriptions in different format:
https://github.com/riscv-software-src/riscv-isa-sim/tree/master/riscv/insns
for example:
require_rv64; WRITE_RD(sext32(insn.i_imm() + RS1));
https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/addiw.h
It should be possible to cross-check this info. Do you see that (op / action) section contains more information then in Spike?
The text was updated successfully, but these errors were encountered:
No branches or pull requests
For every operation in nML we have (op / action) section. For eample:
https://github.com/ispras/RISC-V-nML/blob/main/model/riscv_rv64i.nml#L105-L107
Spike is the golden RISC-V simulator has set of similar descriptions in different format:
https://github.com/riscv-software-src/riscv-isa-sim/tree/master/riscv/insns
for example:
require_rv64; WRITE_RD(sext32(insn.i_imm() + RS1));
https://github.com/riscv-software-src/riscv-isa-sim/blob/master/riscv/insns/addiw.h
It should be possible to cross-check this info.
Do you see that (op / action) section contains more information then in Spike?
The text was updated successfully, but these errors were encountered: