Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Validate JTAG support on FPGA target #153

Open
jbush001 opened this issue Mar 4, 2018 · 0 comments
Open

Validate JTAG support on FPGA target #153

jbush001 opened this issue Mar 4, 2018 · 0 comments
Labels

Comments

@jbush001
Copy link
Owner

jbush001 commented Mar 4, 2018

To fully verify #62, it should be run on FPGA. Need the following.

  • Expose via one of the GPIO headers on the board
  • Find some (ideally open) hardware JTAG unit (or perhaps synthesize an integrated JTAG host in FPGA with a bridge that connects to some other external interface, but using a separate hardware JTAG is preferable to validate interoperability).

Optionally:

  • Implement support for this target in OpenOCD.
  • Integrate this support into lldb.
@jbush001 jbush001 added the test label Mar 4, 2018
@jbush001 jbush001 changed the title Implement JTAG support on FPGA target Validate JTAG support on FPGA target Mar 5, 2018
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

No branches or pull requests

1 participant