/
kvm_lapic.c
1334 lines (1086 loc) · 28.3 KB
/
kvm_lapic.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/*
* Local APIC virtualization
*
* Copyright (C) 2006 Qumranet, Inc.
* Copyright (C) 2007 Novell
* Copyright (C) 2007 Intel
*
* Authors:
* Dor Laor <dor.laor@qumranet.com>
* Gregory Haskins <ghaskins@novell.com>
* Yaozu (Eddie) Dong <eddie.dong@intel.com>
*
* Based on Xen 3.1 code, Copyright (c) 2004, Intel Corporation.
*
* This work is licensed under the terms of the GNU GPL, version 2. See
* the COPYING file in the top-level directory.
*
* Copyright (c) 2012 Joyent, Inc. All rights reserved.
*/
#include <sys/types.h>
#include <sys/atomic.h>
#include "kvm_bitops.h"
#include "kvm_msr.h"
#include "kvm_apicdef.h"
#include "kvm_cpuid.h"
#include "kvm_x86host.h"
#include "kvm_x86impl.h"
#include "kvm_lapic.h"
#include "kvm_ioapic.h"
#include "kvm_irq.h"
static int __apic_accept_irq(struct kvm_lapic *, int, int, int, int);
#define APIC_BUS_CYCLE_NS 1
#define APIC_LDR 0xD0
#define LAPIC_MMIO_LENGTH (1 << 12)
/* followed define is not in apicdef.h */
#define APIC_SHORT_MASK 0xc0000
#define APIC_DEST_NOSHORT 0x0
#define APIC_DEST_MASK 0x800
#define MAX_APIC_VECTOR 256
#define LVT_MASK \
(APIC_LVT_MASKED | APIC_SEND_PENDING | APIC_VECTOR_MASK)
#define LINT_MASK \
(LVT_MASK | APIC_MODE_MASK | APIC_INPUT_POLARITY | \
APIC_LVT_REMOTE_IRR | APIC_LVT_LEVEL_TRIGGER)
#define VEC_POS(v) ((v) & (32 - 1))
#define REG_POS(v) (((v) >> 5) << 4)
uint32_t
apic_get_reg(struct kvm_lapic *apic, int reg_off)
{
return (*((uint32_t *)((uintptr_t)apic->regs + reg_off)));
}
void
apic_set_reg(struct kvm_lapic *apic, int reg_off, uint32_t val)
{
*((uint32_t *)((uintptr_t)apic->regs + reg_off)) = val;
}
static int
apic_test_and_set_vector(int vec, caddr_t bitmap)
{
return (test_and_set_bit(VEC_POS(vec), (unsigned long *)(bitmap +
REG_POS(vec))));
}
static int
apic_test_and_clear_vector(int vec, caddr_t bitmap)
{
return (test_and_clear_bit(VEC_POS(vec),
(unsigned long *)(bitmap + REG_POS(vec))));
}
void
apic_set_vector(int vec, caddr_t bitmap)
{
set_bit(VEC_POS(vec), (unsigned long *)(bitmap + REG_POS(vec)));
}
void
apic_clear_vector(int vec, caddr_t bitmap)
{
clear_bit(VEC_POS(vec), (unsigned long *)(bitmap + REG_POS(vec)));
}
int
apic_hw_enabled(struct kvm_lapic *apic)
{
return ((apic)->vcpu->arch.apic_base & MSR_IA32_APICBASE_ENABLE);
}
int
apic_sw_enabled(struct kvm_lapic *apic)
{
return (apic_get_reg(apic, APIC_SPIV) & APIC_SPIV_APIC_ENABLED);
}
int
apic_enabled(struct kvm_lapic *apic)
{
return (apic_sw_enabled(apic) && apic_hw_enabled(apic));
}
int
kvm_apic_id(struct kvm_lapic *apic)
{
return ((apic_get_reg(apic, APIC_ID) >> 24) & 0xff);
}
static int
apic_lvt_enabled(struct kvm_lapic *apic, int lvt_type)
{
return (!(apic_get_reg(apic, lvt_type) & APIC_LVT_MASKED));
}
static int
apic_lvtt_period(struct kvm_lapic *apic)
{
return (apic_get_reg(apic, APIC_LVTT) & APIC_LVT_TIMER_PERIODIC);
}
static int
apic_lvt_nmi_mode(uint32_t lvt_val)
{
return ((lvt_val & (APIC_MODE_MASK | APIC_LVT_MASKED)) == APIC_DM_NMI);
}
void
kvm_apic_set_version(struct kvm_vcpu *vcpu)
{
struct kvm_lapic *apic = vcpu->arch.apic;
struct kvm_cpuid_entry2 *feat;
uint32_t v = APIC_VERSION;
if (!irqchip_in_kernel(vcpu->kvm))
return;
feat = kvm_find_cpuid_entry(apic->vcpu, 0x1, 0);
if (feat && (feat->ecx & (1 << (X86_FEATURE_X2APIC & 31))))
v |= APIC_LVR_DIRECTED_EOI;
apic_set_reg(apic, APIC_LVR, v);
}
static int
apic_x2apic_mode(struct kvm_lapic *apic)
{
return (apic->vcpu->arch.apic_base & X2APIC_ENABLE);
}
static unsigned int apic_lvt_mask[APIC_LVT_NUM] = {
LVT_MASK | APIC_LVT_TIMER_PERIODIC, /* LVTT */
LVT_MASK | APIC_MODE_MASK, /* LVTTHMR */
LVT_MASK | APIC_MODE_MASK, /* LVTPC */
LINT_MASK, LINT_MASK, /* LVT0-1 */
LVT_MASK /* LVTERR */
};
static int
fls(int x)
{
int r = 32;
if (!x)
return (0);
if (!(x & 0xffff0000u)) {
x <<= 16;
r -= 16;
}
if (!(x & 0xff000000u)) {
x <<= 8;
r -= 8;
}
if (!(x & 0xf0000000u)) {
x <<= 4;
r -= 4;
}
if (!(x & 0xc0000000u)) {
x <<= 2;
r -= 2;
}
if (!(x & 0x80000000u)) {
x <<= 1;
r -= 1;
}
return (r);
}
static int
find_highest_vector(void *bitmap)
{
uint32_t *word = bitmap;
int word_offset = MAX_APIC_VECTOR >> 5;
while ((word_offset != 0) && (word[(--word_offset) << 2] == 0))
continue;
if (!word_offset && !word[0])
return (-1);
else
return (fls(word[word_offset << 2]) - 1 + (word_offset << 5));
}
static int
apic_test_and_set_irr(int vec, struct kvm_lapic *apic)
{
apic->irr_pending = 1;
return (apic_test_and_set_vector(vec, (void *)((uintptr_t)apic->regs +
APIC_IRR)));
}
static int
apic_search_irr(struct kvm_lapic *apic)
{
return (find_highest_vector((void *)((uintptr_t)apic->regs +
APIC_IRR)));
}
static int
apic_find_highest_irr(struct kvm_lapic *apic)
{
int result;
if (!apic->irr_pending)
return (-1);
result = apic_search_irr(apic);
ASSERT(result == -1 || result >= 16);
return (result);
}
static void
apic_clear_irr(int vec, struct kvm_lapic *apic)
{
apic->irr_pending = 0;
apic_clear_vector(vec, (void *)((uintptr_t)apic->regs + APIC_IRR));
if (apic_search_irr(apic) != -1)
apic->irr_pending = 1;
}
int
kvm_lapic_find_highest_irr(struct kvm_vcpu *vcpu)
{
struct kvm_lapic *apic = vcpu->arch.apic;
int highest_irr;
/*
* This may race with setting of irr in __apic_accept_irq() and
* value returned may be wrong, but kvm_vcpu_kick() in __apic_accept_irq
* will cause vmexit immediately and the value will be recalculated
* on the next vmentry.
*/
if (!apic)
return (0);
highest_irr = apic_find_highest_irr(apic);
return (highest_irr);
}
int
kvm_apic_set_irq(struct kvm_vcpu *vcpu, struct kvm_lapic_irq *irq)
{
struct kvm_lapic *apic = vcpu->arch.apic;
return (__apic_accept_irq(apic, irq->delivery_mode, irq->vector,
irq->level, irq->trig_mode));
}
int
apic_find_highest_isr(struct kvm_lapic *apic)
{
int ret;
ret = find_highest_vector((void *)((uintptr_t)apic->regs + APIC_ISR));
ASSERT(ret == -1 || ret >= 16);
return (ret);
}
void
apic_update_ppr(struct kvm_lapic *apic)
{
uint32_t tpr, isrv, ppr;
int isr;
tpr = apic_get_reg(apic, APIC_TASKPRI);
isr = apic_find_highest_isr(apic);
isrv = (isr != -1) ? isr : 0;
if ((tpr & 0xf0) >= (isrv & 0xf0))
ppr = tpr & 0xff;
else
ppr = isrv & 0xf0;
apic_set_reg(apic, APIC_PROCPRI, ppr);
}
void
apic_set_tpr(struct kvm_lapic *apic, uint32_t tpr)
{
apic_set_reg(apic, APIC_TASKPRI, tpr);
apic_update_ppr(apic);
}
int
kvm_apic_match_physical_addr(struct kvm_lapic *apic, uint16_t dest)
{
return (dest == 0xff || kvm_apic_id(apic) == dest);
}
int
kvm_apic_match_logical_addr(struct kvm_lapic *apic, uint8_t mda)
{
int result = 0;
uint32_t logical_id;
if (apic_x2apic_mode(apic)) {
logical_id = apic_get_reg(apic, APIC_LDR);
return (logical_id & mda);
}
logical_id = GET_APIC_LOGICAL_ID(apic_get_reg(apic, APIC_LDR));
switch (apic_get_reg(apic, APIC_DFR)) {
case APIC_DFR_FLAT:
if (logical_id & mda)
result = 1;
break;
case APIC_DFR_CLUSTER:
if (((logical_id >> 4) == (mda >> 0x4)) &&
(logical_id & mda & 0xf))
result = 1;
break;
default:
cmn_err(CE_WARN, "Bad DFR vcpu %d: %08x\n",
apic->vcpu->vcpu_id, apic_get_reg(apic, APIC_DFR));
break;
}
return (result);
}
int
kvm_apic_match_dest(struct kvm_vcpu *vcpu, struct kvm_lapic *source,
int short_hand, int dest, int dest_mode)
{
int result = 0;
struct kvm_lapic *target = vcpu->arch.apic;
ASSERT(target != NULL);
switch (short_hand) {
case APIC_DEST_NOSHORT:
if (dest_mode == 0)
/* Physical mode. */
result = kvm_apic_match_physical_addr(target, dest);
else
/* Logical mode. */
result = kvm_apic_match_logical_addr(target, dest);
break;
case APIC_DEST_SELF:
result = (target == source);
break;
case APIC_DEST_ALLINC:
result = 1;
break;
case APIC_DEST_ALLBUT:
result = (target != source);
break;
default:
cmn_err(CE_WARN, "Bad dest shorthand value %x\n", short_hand);
break;
}
return (result);
}
/*
* Add a pending IRQ into lapic.
* Return 1 if successfully added and 0 if discarded.
*/
static int
__apic_accept_irq(struct kvm_lapic *apic, int delivery_mode,
int vector, int level, int trig_mode)
{
int result = 0;
struct kvm_vcpu *vcpu = apic->vcpu;
switch (delivery_mode) {
case APIC_DM_LOWEST:
vcpu->arch.apic_arb_prio++;
case APIC_DM_FIXED:
/* FIXME add logic for vcpu on reset */
if (!apic_enabled(apic))
break;
if (trig_mode) {
apic_set_vector(vector, (void *)((uintptr_t)apic->regs +
APIC_TMR));
} else
apic_clear_vector(vector,
(void *)((uintptr_t)apic->regs + APIC_TMR));
result = !apic_test_and_set_irr(vector, apic);
if (!result) {
break;
}
kvm_vcpu_kick(vcpu);
break;
case APIC_DM_REMRD:
break;
case APIC_DM_SMI:
break;
case APIC_DM_NMI:
result = 1;
kvm_inject_nmi(vcpu);
kvm_vcpu_kick(vcpu);
break;
case APIC_DM_INIT:
if (level) {
result = 1;
vcpu->arch.mp_state = KVM_MP_STATE_INIT_RECEIVED;
kvm_vcpu_kick(vcpu);
}
break;
case APIC_DM_STARTUP:
if (vcpu->arch.mp_state == KVM_MP_STATE_INIT_RECEIVED) {
result = 1;
vcpu->arch.sipi_vector = vector;
vcpu->arch.mp_state = KVM_MP_STATE_SIPI_RECEIVED;
kvm_vcpu_kick(vcpu);
}
break;
case APIC_DM_EXTINT:
/*
* Should only be called by kvm_apic_local_deliver() with LVT0,
* before NMI watchdog was enabled. Already handled by
* kvm_apic_accept_pic_intr().
*/
break;
default:
break;
}
return (result);
}
int
kvm_apic_compare_prio(struct kvm_vcpu *vcpu1, struct kvm_vcpu *vcpu2)
{
return (vcpu1->arch.apic_arb_prio - vcpu2->arch.apic_arb_prio);
}
static void
apic_set_eoi(struct kvm_lapic *apic)
{
int vector = apic_find_highest_isr(apic);
int trigger_mode;
/*
* Not every write EOI will has corresponding ISR,
* one example is when Kernel check timer on setup_IO_APIC
*/
if (vector == -1)
return;
apic_clear_vector(vector, (void *)((uintptr_t)apic->regs + APIC_ISR));
apic_update_ppr(apic);
if (apic_test_and_clear_vector(vector, (void *)((uintptr_t)apic->regs +
APIC_TMR)))
trigger_mode = IOAPIC_LEVEL_TRIG;
else
trigger_mode = IOAPIC_EDGE_TRIG;
if (!(apic_get_reg(apic, APIC_SPIV) & APIC_SPIV_DIRECTED_EOI))
kvm_ioapic_update_eoi(apic->vcpu->kvm, vector, trigger_mode);
}
static void
apic_send_ipi(struct kvm_lapic *apic)
{
uint32_t icr_low = apic_get_reg(apic, APIC_ICR);
uint32_t icr_high = apic_get_reg(apic, APIC_ICR2);
struct kvm_lapic_irq irq;
irq.vector = icr_low & APIC_VECTOR_MASK;
irq.delivery_mode = icr_low & APIC_MODE_MASK;
irq.dest_mode = icr_low & APIC_DEST_MASK;
irq.level = icr_low & APIC_INT_ASSERT;
irq.trig_mode = icr_low & APIC_INT_LEVELTRIG;
irq.shorthand = icr_low & APIC_SHORT_MASK;
if (apic_x2apic_mode(apic))
irq.dest_id = icr_high;
else
irq.dest_id = GET_APIC_DEST_FIELD(icr_high);
KVM_TRACE2(apic__ipi, uint32_t, icr_low, uint32_t, irq.dest_id);
kvm_irq_delivery_to_apic(apic->vcpu->kvm, apic, &irq);
}
static uint32_t
apic_get_tmcct(struct kvm_lapic *apic)
{
hrtime_t now, remaining, elapsed;
uint32_t tmcct;
VERIFY(apic != NULL);
/* if initial count is 0, current count should also be 0 */
if (apic_get_reg(apic, APIC_TMICT) == 0)
return (0);
now = gethrtime();
elapsed = now - apic->lapic_timer.start -
apic->lapic_timer.period * apic->lapic_timer.intervals;
remaining = apic->lapic_timer.period - elapsed;
if (remaining < 0)
remaining = 0;
remaining = remaining % apic->lapic_timer.period;
tmcct = remaining / (APIC_BUS_CYCLE_NS * apic->divide_count);
return (tmcct);
}
static void
__report_tpr_access(struct kvm_lapic *apic, int write)
{
struct kvm_vcpu *vcpu = apic->vcpu;
struct kvm_run *run = vcpu->run;
set_bit(KVM_REQ_REPORT_TPR_ACCESS, &vcpu->requests);
run->tpr_access.rip = kvm_rip_read(vcpu);
run->tpr_access.is_write = write;
}
static void
report_tpr_access(struct kvm_lapic *apic, int write)
{
if (apic->vcpu->arch.tpr_access_reporting)
__report_tpr_access(apic, write);
}
static uint32_t
__apic_read(struct kvm_lapic *apic, unsigned int offset)
{
uint32_t val = 0;
if (offset >= LAPIC_MMIO_LENGTH)
return (0);
switch (offset) {
case APIC_ID:
if (apic_x2apic_mode(apic))
val = kvm_apic_id(apic);
else
val = kvm_apic_id(apic) << 24;
break;
case APIC_ARBPRI:
cmn_err(CE_WARN, "Access APIC ARBPRI register "
"which is for P6\n");
break;
case APIC_TMCCT: /* Timer CCR */
val = apic_get_tmcct(apic);
break;
case APIC_TASKPRI:
report_tpr_access(apic, 0);
/* fall thru */
default:
apic_update_ppr(apic);
val = apic_get_reg(apic, offset);
break;
}
return (val);
}
static struct kvm_lapic *
to_lapic(struct kvm_io_device *dev)
{
return ((struct kvm_lapic *)((uintptr_t)dev -
offsetof(struct kvm_lapic, dev)));
}
int
apic_reg_read(struct kvm_lapic *apic, uint32_t offset, int len, void *data)
{
unsigned char alignment = offset & 0xf;
uint32_t result;
/* this bitmask has a bit cleared for each reserver register */
static const uint64_t rmask = 0x43ff01ffffffe70cULL;
if ((alignment + len) > 4) {
return (1);
}
if (offset > 0x3f0 || !(rmask & (1ULL << (offset >> 4)))) {
return (1);
}
result = __apic_read(apic, offset & ~0xf);
KVM_TRACE2(apic__read, uint32_t, offset, uint32_t, result);
switch (len) {
case 1:
case 2:
case 4:
memcpy(data, (char *)&result + alignment, len);
break;
default:
cmn_err(CE_WARN, "Local APIC read with len = %x, "
"should be 1,2, or 4 instead\n", len);
break;
}
return (0);
}
static int
apic_mmio_in_range(struct kvm_lapic *apic, gpa_t addr)
{
return (apic_hw_enabled(apic) &&
addr >= apic->base_address &&
addr < apic->base_address + LAPIC_MMIO_LENGTH);
}
static int
apic_mmio_read(struct kvm_io_device *this, gpa_t address, int len, void *data)
{
struct kvm_lapic *apic = to_lapic(this);
uint32_t offset = address - apic->base_address;
if (!apic_mmio_in_range(apic, address))
return (-EOPNOTSUPP);
apic_reg_read(apic, offset, len, data);
return (0);
}
void
update_divide_count(struct kvm_lapic *apic)
{
uint32_t tmp1, tmp2, tdcr;
tdcr = apic_get_reg(apic, APIC_TDCR);
tmp1 = tdcr & 0xf;
tmp2 = ((tmp1 & 0x3) | ((tmp1 & 0x8) >> 1)) + 1;
apic->divide_count = 0x1 << (tmp2 & 0x7);
}
void
start_apic_timer(struct kvm_lapic *apic)
{
hrtime_t now = gethrtime(), when;
struct kvm_timer *timer = &apic->lapic_timer;
timer->period = (uint64_t)apic_get_reg(apic, APIC_TMICT) *
APIC_BUS_CYCLE_NS * apic->divide_count;
if (timer->active) {
if (timer->period != 0 && !apic_lvtt_period(apic) &&
timer->kvm_cyc_when.cyt_interval == CY_INFINITY) {
/*
* If we were a one-shot timer and we remain a
* one-shot timer, we will cyclic_reprogram() instead
* of horsing around with removing and re-adding
* the cyclic.
*/
timer->start = gethrtime();
timer->kvm_cyc_when.cyt_when = when =
timer->start + timer->period;
timer->intervals = 0;
cyclic_reprogram(timer->kvm_cyclic_id, when);
return;
}
mutex_enter(&cpu_lock);
cyclic_remove(timer->kvm_cyclic_id);
timer->active = 0;
mutex_exit(&cpu_lock);
}
if (!timer->period)
return;
mutex_enter(&cpu_lock);
timer->start = gethrtime();
/*
* Do not allow the guest to program periodic timers with small
* interval, since the hrtimers are not throttled by the host
* scheduler.
*
* If it is a one shot, we want to program it differently.
*/
if (apic_lvtt_period(apic)) {
if (timer->period < NSEC_PER_MSEC / 2)
timer->period = NSEC_PER_MSEC / 2;
timer->kvm_cyc_when.cyt_when = 0;
timer->kvm_cyc_when.cyt_interval = timer->period;
} else {
timer->kvm_cyc_when.cyt_when = timer->start + timer->period;
timer->kvm_cyc_when.cyt_interval = CY_INFINITY;
}
timer->kvm_cyclic_id =
cyclic_add(&timer->kvm_cyc_handler, &timer->kvm_cyc_when);
timer->active = 1;
timer->intervals = 0;
mutex_exit(&cpu_lock);
}
static void
apic_manage_nmi_watchdog(struct kvm_lapic *apic, uint32_t lvt0_val)
{
int nmi_wd_enabled = apic_lvt_nmi_mode(apic_get_reg(apic, APIC_LVT0));
if (apic_lvt_nmi_mode(lvt0_val)) {
if (!nmi_wd_enabled)
apic->vcpu->kvm->arch.vapics_in_nmi_mode++;
} else if (nmi_wd_enabled)
apic->vcpu->kvm->arch.vapics_in_nmi_mode--;
}
int
apic_reg_write(struct kvm_lapic *apic, uint32_t reg, uint32_t val)
{
int ret = 0;
KVM_TRACE2(apic__write, uint32_t, reg, uint32_t, val);
switch (reg) {
case APIC_ID: /* Local APIC ID */
if (!apic_x2apic_mode(apic))
apic_set_reg(apic, APIC_ID, val);
else
ret = 1;
break;
case APIC_TASKPRI:
report_tpr_access(apic, 1);
apic_set_tpr(apic, val & 0xff);
break;
case APIC_EOI:
apic_set_eoi(apic);
break;
case APIC_LDR:
if (!apic_x2apic_mode(apic))
apic_set_reg(apic, APIC_LDR, val & APIC_LDR_MASK);
else
ret = 1;
break;
case APIC_DFR:
if (!apic_x2apic_mode(apic))
apic_set_reg(apic, APIC_DFR, val | 0x0FFFFFFF);
else
ret = 1;
break;
case APIC_SPIV: {
uint32_t mask = 0x3ff;
if (apic_get_reg(apic, APIC_LVR) & APIC_LVR_DIRECTED_EOI)
mask |= APIC_SPIV_DIRECTED_EOI;
apic_set_reg(apic, APIC_SPIV, val & mask);
if (!(val & APIC_SPIV_APIC_ENABLED)) {
int i;
uint32_t lvt_val;
for (i = 0; i < APIC_LVT_NUM; i++) {
lvt_val = apic_get_reg(apic,
APIC_LVTT + 0x10 * i);
apic_set_reg(apic, APIC_LVTT + 0x10 * i,
lvt_val | APIC_LVT_MASKED);
}
apic->lapic_timer.pending = 0;
}
break;
}
case APIC_ICR:
/* No delay here, so we always clear the pending bit */
apic_set_reg(apic, APIC_ICR, val & ~(1 << 12));
apic_send_ipi(apic);
break;
case APIC_ICR2:
if (!apic_x2apic_mode(apic))
val &= 0xff000000;
apic_set_reg(apic, APIC_ICR2, val);
break;
case APIC_LVT0:
apic_manage_nmi_watchdog(apic, val);
case APIC_LVTT:
case APIC_LVTTHMR:
case APIC_LVTPC:
case APIC_LVT1:
case APIC_LVTERR:
/* TODO: Check vector */
if (!apic_sw_enabled(apic))
val |= APIC_LVT_MASKED;
val &= apic_lvt_mask[(reg - APIC_LVTT) >> 4];
apic_set_reg(apic, reg, val);
break;
case APIC_TMICT:
apic_set_reg(apic, APIC_TMICT, val);
start_apic_timer(apic);
break;
case APIC_TDCR:
if (val & 4)
cmn_err(CE_WARN, "KVM_WRITE:TDCR %x\n", val);
apic_set_reg(apic, APIC_TDCR, val);
update_divide_count(apic);
break;
case APIC_ESR:
if (apic_x2apic_mode(apic) && val != 0) {
cmn_err(CE_WARN, "KVM_WRITE:ESR not zero %x\n", val);
ret = 1;
}
break;
case APIC_SELF_IPI:
if (apic_x2apic_mode(apic)) {
apic_reg_write(apic, APIC_ICR, 0x40000 | (val & 0xff));
} else
ret = 1;
break;
default:
ret = 1;
break;
}
return (ret);
}
static int
apic_mmio_write(struct kvm_io_device *this,
gpa_t address, int len, const void *data)
{
struct kvm_lapic *apic = to_lapic(this);
unsigned int offset = address - apic->base_address;
uint32_t val;
if (!apic_mmio_in_range(apic, address))
return (-EOPNOTSUPP);
/*
* APIC register must be aligned on 128-bits boundary.
* 32/64/128 bits registers must be accessed thru 32 bits.
* Refer SDM 8.4.1
*/
if (len != 4 || (offset & 0xf)) {
/* Don't shout loud, $infamous_os would cause only noise. */
return (0);
}
val = *(uint32_t *)data;
apic_reg_write(apic, offset & 0xff0, val);
return (0);
}
void
kvm_free_lapic(struct kvm_vcpu *vcpu)
{
struct kvm_lapic *apic = vcpu->arch.apic;
if (apic == NULL)
return;
mutex_enter(&cpu_lock);
if (apic->lapic_timer.active)
cyclic_remove(apic->lapic_timer.kvm_cyclic_id);
mutex_exit(&cpu_lock);
if (apic->regs)
kmem_free(apic->regs, PAGESIZE);
kmem_free(vcpu->arch.apic, sizeof (struct kvm_lapic));
}
/*
* Local APIC interface.
*/
void
kvm_lapic_set_tpr(struct kvm_vcpu *vcpu, unsigned long cr8)
{
struct kvm_lapic *apic = vcpu->arch.apic;
if (!apic)
return;
apic_set_tpr(apic, ((cr8 & 0x0f) << 4) |
(apic_get_reg(apic, APIC_TASKPRI) & 4));
}
uint64_t
kvm_lapic_get_cr8(struct kvm_vcpu *vcpu)
{
struct kvm_lapic *apic = vcpu->arch.apic;
uint64_t tpr;
if (apic == NULL)
return (0);
tpr = (uint64_t)apic_get_reg(apic, APIC_TASKPRI);
return ((tpr & 0xf0) >> 4);
}
void
kvm_lapic_set_base(struct kvm_vcpu *vcpu, uint64_t value)
{
struct kvm_lapic *apic = vcpu->arch.apic;
if (!apic) {
value |= MSR_IA32_APICBASE_BSP;
vcpu->arch.apic_base = value;
return;
}
if (!kvm_vcpu_is_bsp(apic->vcpu))
value &= ~MSR_IA32_APICBASE_BSP;
vcpu->arch.apic_base = value;
if (apic_x2apic_mode(apic)) {
uint32_t id = kvm_apic_id(apic);
uint32_t ldr = ((id & ~0xf) << 16) | (1 << (id & 0xf));
apic_set_reg(apic, APIC_LDR, ldr);
}
apic->base_address = apic->vcpu->arch.apic_base &
MSR_IA32_APICBASE_BASE;
}
void
kvm_lapic_reset(struct kvm_vcpu *vcpu)
{
struct kvm_lapic *apic;
int i;
ASSERT(vcpu);
apic = vcpu->arch.apic;
ASSERT(apic != NULL);
/* Stop the timer in case it's a reset to an active apic */
mutex_enter(&cpu_lock);
if (apic->lapic_timer.active) {
cyclic_remove(apic->lapic_timer.kvm_cyclic_id);
apic->lapic_timer.active = 0;
}
mutex_exit(&cpu_lock);
apic_set_reg(apic, APIC_ID, vcpu->vcpu_id << 24);
kvm_apic_set_version(apic->vcpu);
for (i = 0; i < APIC_LVT_NUM; i++)
apic_set_reg(apic, APIC_LVTT + 0x10 * i, APIC_LVT_MASKED);
apic_set_reg(apic, APIC_LVT0,
SET_APIC_DELIVERY_MODE(0, APIC_MODE_EXTINT));
apic_set_reg(apic, APIC_DFR, 0xffffffffU);
apic_set_reg(apic, APIC_SPIV, 0xff);
apic_set_reg(apic, APIC_TASKPRI, 0);
apic_set_reg(apic, APIC_LDR, 0);
apic_set_reg(apic, APIC_ESR, 0);
apic_set_reg(apic, APIC_ICR, 0);
apic_set_reg(apic, APIC_ICR2, 0);
apic_set_reg(apic, APIC_TDCR, 0);