/
ioMemTabNEXT.c
316 lines (275 loc) · 16.2 KB
/
ioMemTabNEXT.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
/*
Previous - ioMemTabNEXT.c
This file is distributed under the GNU Public License, version 2 or at
your option any later version. Read the file gpl.txt for details.
Table with hardware IO handlers for the NEXT.
*/
const char IoMemTabNEXT_fileid[] = "Previous ioMemTabNEXT.c : " __DATE__ " " __TIME__;
#include "main.h"
#include "ioMem.h"
#include "ioMemTables.h"
#include "video.h"
#include "configuration.h"
#include "sysdeps.h"
#include "m68000.h"
#include "esp.h"
#include "ethernet.h"
#include "sysReg.h"
#include "dma.h"
#include "scc.h"
#include "mo.h"
#include "kms.h"
#include "printer.h"
#include "ramdac.h"
#include "floppy.h"
#include "dsp.h"
/*-----------------------------------------------------------------------*/
/*
List of functions to handle read/write hardware interceptions.
*/
const INTERCEPT_ACCESS_FUNC IoMemTable_NEXT[] =
{
/* DMA Controller (Fujitsu MB610313) (writes MUST be 32-bit) */
{ 0x02000010, SIZE_LONG, DMA_CSR_Read, DMA_CSR_Write },
{ 0x02000040, SIZE_LONG, DMA_CSR_Read, DMA_CSR_Write },
{ 0x02000050, SIZE_LONG, DMA_CSR_Read, DMA_CSR_Write },
{ 0x02000080, SIZE_LONG, DMA_CSR_Read, DMA_CSR_Write },
{ 0x02000090, SIZE_LONG, DMA_CSR_Read, DMA_CSR_Write },
{ 0x020000c0, SIZE_LONG, DMA_CSR_Read, DMA_CSR_Write },
{ 0x020000d0, SIZE_LONG, DMA_CSR_Read, DMA_CSR_Write },
{ 0x02000110, SIZE_LONG, DMA_CSR_Read, DMA_CSR_Write },
{ 0x02000150, SIZE_LONG, DMA_CSR_Read, DMA_CSR_Write },
{ 0x02000180, SIZE_LONG, DMA_CSR_Read, DMA_CSR_Write },
{ 0x020001d0, SIZE_LONG, DMA_CSR_Read, DMA_CSR_Write },
{ 0x020001c0, SIZE_LONG, DMA_CSR_Read, DMA_CSR_Write },
/* Channel SCSI */
{ 0x02004010, SIZE_LONG, DMA_Next_Read, DMA_Next_Write },
{ 0x02004014, SIZE_LONG, DMA_Limit_Read, DMA_Limit_Write },
{ 0x02004018, SIZE_LONG, DMA_Start_Read, DMA_Start_Write },
{ 0x0200401c, SIZE_LONG, DMA_Stop_Read, DMA_Stop_Write },
{ 0x02004210, SIZE_LONG, DMA_Init_Read, DMA_Init_Write },
/* Channel Sound out */
{ 0x02004030, SIZE_LONG, DMA_Saved_Next_Read, DMA_Saved_Next_Write },
{ 0x02004034, SIZE_LONG, DMA_Saved_Limit_Read, DMA_Saved_Limit_Write },
{ 0x02004038, SIZE_LONG, DMA_Saved_Start_Read, DMA_Saved_Start_Write },
{ 0x0200403c, SIZE_LONG, DMA_Saved_Stop_Read, DMA_Saved_Stop_Write },
{ 0x02004040, SIZE_LONG, DMA_Next_Read, DMA_Next_Write },
{ 0x02004044, SIZE_LONG, DMA_Limit_Read, DMA_Limit_Write },
{ 0x02004048, SIZE_LONG, DMA_Start_Read, DMA_Start_Write },
{ 0x0200404c, SIZE_LONG, DMA_Stop_Read, DMA_Stop_Write },
{ 0x02004240, SIZE_LONG, DMA_Init_Read, DMA_Init_Write },
/* Channel MO Drive */
{ 0x02004050, SIZE_LONG, DMA_Next_Read, DMA_Next_Write },
{ 0x02004054, SIZE_LONG, DMA_Limit_Read, DMA_Limit_Write },
{ 0x02004058, SIZE_LONG, DMA_Start_Read, DMA_Start_Write },
{ 0x0200405c, SIZE_LONG, DMA_Stop_Read, DMA_Stop_Write },
{ 0x02004250, SIZE_LONG, DMA_Init_Read, DMA_Init_Write },
/* Channel Sound in */
{ 0x02004080, SIZE_LONG, DMA_Next_Read, DMA_Next_Write },
{ 0x02004084, SIZE_LONG, DMA_Limit_Read, DMA_Limit_Write },
{ 0x02004088, SIZE_LONG, DMA_Start_Read, DMA_Start_Write },
{ 0x0200408c, SIZE_LONG, DMA_Stop_Read, DMA_Stop_Write },
{ 0x02004280, SIZE_LONG, DMA_Init_Read, DMA_Init_Write },
/* Channel Printer */
{ 0x02004090, SIZE_LONG, DMA_Next_Read, DMA_Next_Write },
{ 0x02004094, SIZE_LONG, DMA_Limit_Read, DMA_Limit_Write },
{ 0x02004098, SIZE_LONG, DMA_Start_Read, DMA_Start_Write },
{ 0x0200409c, SIZE_LONG, DMA_Stop_Read, DMA_Stop_Write },
{ 0x02004290, SIZE_LONG, DMA_Init_Read, DMA_Init_Write },
/* Channel SCC */
{ 0x020040c0, SIZE_LONG, DMA_Next_Read, DMA_Next_Write },
{ 0x020040c4, SIZE_LONG, DMA_Limit_Read, DMA_Limit_Write },
{ 0x020040c8, SIZE_LONG, DMA_Start_Read, DMA_Start_Write },
{ 0x020040cc, SIZE_LONG, DMA_Stop_Read, DMA_Stop_Write },
/* Channel DSP */
{ 0x020040d0, SIZE_LONG, DMA_Next_Read, DMA_Next_Write },
{ 0x020040d4, SIZE_LONG, DMA_Limit_Read, DMA_Limit_Write },
{ 0x020040d8, SIZE_LONG, DMA_Start_Read, DMA_Start_Write },
{ 0x020040dc, SIZE_LONG, DMA_Stop_Read, DMA_Stop_Write },
{ 0x020042d0, SIZE_LONG, DMA_Init_Read, DMA_Init_Write },
/* Channel Ethernet Transmit */
{ 0x02004100, SIZE_LONG, DMA_Saved_Next_Read, DMA_Saved_Next_Write },
{ 0x02004104, SIZE_LONG, DMA_Saved_Limit_Read, DMA_Saved_Limit_Write },
{ 0x02004108, SIZE_LONG, DMA_Saved_Start_Read, DMA_Saved_Start_Write },
{ 0x0200410c, SIZE_LONG, DMA_Saved_Stop_Read, DMA_Saved_Stop_Write },
{ 0x02004110, SIZE_LONG, DMA_Next_Read, DMA_Next_Write },
{ 0x02004114, SIZE_LONG, DMA_Limit_Read, DMA_Limit_Write },
{ 0x02004118, SIZE_LONG, DMA_Start_Read, DMA_Start_Write },
{ 0x0200411c, SIZE_LONG, DMA_Stop_Read, DMA_Stop_Write },
{ 0x02004310, SIZE_LONG, DMA_Init_Read, DMA_Init_Write },
/* Channel Ethernet Receive */
{ 0x02004140, SIZE_LONG, DMA_Saved_Next_Read, DMA_Saved_Next_Write },
{ 0x02004144, SIZE_LONG, DMA_Saved_Limit_Read, DMA_Saved_Limit_Write },
{ 0x02004148, SIZE_LONG, DMA_Saved_Start_Read, DMA_Saved_Start_Write },
{ 0x0200414c, SIZE_LONG, DMA_Saved_Stop_Read, DMA_Saved_Stop_Write },
{ 0x02004150, SIZE_LONG, DMA_Next_Read, DMA_Next_Write },
{ 0x02004154, SIZE_LONG, DMA_Limit_Read, DMA_Limit_Write },
{ 0x02004158, SIZE_LONG, DMA_Start_Read, DMA_Start_Write },
{ 0x0200415c, SIZE_LONG, DMA_Stop_Read, DMA_Stop_Write },
{ 0x02004350, SIZE_LONG, DMA_Init_Read, DMA_Init_Write },
/* Channel Video */
{ 0x02004180, SIZE_LONG, DMA_Next_Read, DMA_Next_Write }, /* Video scratch pad */
{ 0x02004184, SIZE_LONG, DMA_Limit_Read, DMA_Limit_Write },
{ 0x02004188, SIZE_LONG, DMA_Start_Read, DMA_Start_Write },
{ 0x0200418c, SIZE_LONG, DMA_Stop_Read, DMA_Stop_Write }, /* Event scratch pad */
/* Channel R2M */
{ 0x020041c0, SIZE_LONG, DMA_Next_Read, DMA_Next_Write },
{ 0x020041c4, SIZE_LONG, DMA_Limit_Read, DMA_Limit_Write },
{ 0x020041c8, SIZE_LONG, DMA_Start_Read, DMA_Start_Write },
{ 0x020041cc, SIZE_LONG, DMA_Stop_Read, DMA_Stop_Write },
{ 0x020043c0, SIZE_LONG, DMA_Init_Read, DMA_Init_Write },
/* Channel M2R */
{ 0x020041d0, SIZE_LONG, DMA_Next_Read, DMA_Next_Write },
{ 0x020041d4, SIZE_LONG, DMA_Limit_Read, DMA_Limit_Write },
{ 0x020041d8, SIZE_LONG, DMA_Start_Read, DMA_Start_Write },
{ 0x020041dc, SIZE_LONG, DMA_Stop_Read, DMA_Stop_Write },
{ 0x020043d0, SIZE_LONG, DMA_Init_Read, DMA_Init_Write },
/* Network Adapter (Fujitsu MB8795) */
{ 0x02006000, SIZE_BYTE, EN_TX_Status_Read, EN_TX_Status_Write },
{ 0x02006001, SIZE_BYTE, EN_TX_Mask_Read, EN_TX_Mask_Write },
{ 0x02006002, SIZE_BYTE, EN_RX_Status_Read, EN_RX_Status_Write },
{ 0x02006003, SIZE_BYTE, EN_RX_Mask_Read, EN_RX_Mask_Write },
{ 0x02006004, SIZE_BYTE, EN_TX_Mode_Read, EN_TX_Mode_Write },
{ 0x02006005, SIZE_BYTE, EN_RX_Mode_Read, EN_RX_Mode_Write },
{ 0x02006006, SIZE_BYTE, IoMem_ReadWithoutInterceptionButTrace, EN_Reset_Write },
{ 0x02006007, SIZE_BYTE, EN_CounterLo_Read, IoMem_WriteWithoutInterceptionButTrace },
{ 0x02006008, SIZE_BYTE, EN_NodeID0_Read, EN_NodeID0_Write },
{ 0x02006009, SIZE_BYTE, EN_NodeID1_Read, EN_NodeID1_Write },
{ 0x0200600a, SIZE_BYTE, EN_NodeID2_Read, EN_NodeID2_Write },
{ 0x0200600b, SIZE_BYTE, EN_NodeID3_Read, EN_NodeID3_Write },
{ 0x0200600c, SIZE_BYTE, EN_NodeID4_Read, EN_NodeID4_Write },
{ 0x0200600d, SIZE_BYTE, EN_NodeID5_Read, EN_NodeID5_Write },
{ 0x0200600e, SIZE_BYTE, IoMem_ReadWithoutInterceptionButTrace, IoMem_WriteWithoutInterceptionButTrace },
{ 0x0200600f, SIZE_BYTE, EN_CounterHi_Read, IoMem_WriteWithoutInterceptionButTrace },
/* Memory Timing */
{ 0x02006010, SIZE_BYTE, IoMem_ReadWithoutInterceptionButTrace, IoMem_WriteWithoutInterceptionButTrace },
{ 0x02006011, SIZE_BYTE, IoMem_ReadWithoutInterceptionButTrace, IoMem_WriteWithoutInterceptionButTrace },
{ 0x02006012, SIZE_BYTE, IoMem_ReadWithoutInterceptionButTrace, IoMem_WriteWithoutInterceptionButTrace },
{ 0x02006013, SIZE_BYTE, IoMem_ReadWithoutInterceptionButTrace, IoMem_WriteWithoutInterceptionButTrace },
{ 0x02006014, SIZE_BYTE, IoMem_ReadWithoutInterceptionButTrace, IoMem_WriteWithoutInterceptionButTrace },
/* Interrupt Status and Mask Registers */
{ 0x02007000, SIZE_LONG, IntRegStatRead, IntRegStatWrite },
{ 0x02007800, SIZE_LONG, IntRegMaskRead, IntRegMaskWrite },
/* DSP (Motorola XSP56001) */
{ 0x02008000, SIZE_BYTE, DSP_ICR_Read, DSP_ICR_Write },
{ 0x02008001, SIZE_BYTE, DSP_CVR_Read, DSP_CVR_Write },
{ 0x02008002, SIZE_BYTE, DSP_ISR_Read, DSP_ISR_Write },
{ 0x02008003, SIZE_BYTE, DSP_IVR_Read, DSP_IVR_Write },
{ 0x02008004, SIZE_BYTE, DSP_Data0_Read, DSP_Data0_Write },
{ 0x02008005, SIZE_BYTE, DSP_Data1_Read, DSP_Data1_Write },
{ 0x02008006, SIZE_BYTE, DSP_Data2_Read, DSP_Data2_Write },
{ 0x02008007, SIZE_BYTE, DSP_Data3_Read, DSP_Data3_Write },
/* System Control Register 1 */
{ 0x0200c000, SIZE_BYTE, SCR1_Read0, IoMem_WriteWithoutInterceptionButTrace },
{ 0x0200c001, SIZE_BYTE, SCR1_Read1, IoMem_WriteWithoutInterceptionButTrace },
{ 0x0200c002, SIZE_BYTE, SCR1_Read2, IoMem_WriteWithoutInterceptionButTrace },
{ 0x0200c003, SIZE_BYTE, SCR1_Read3, IoMem_WriteWithoutInterceptionButTrace },
/* Slot ID Register */
{ 0x0200c800, SIZE_BYTE, SID_Read, IoMem_WriteWithoutInterceptionButTrace },
{ 0x0200c801, SIZE_BYTE, SID_Read, IoMem_WriteWithoutInterceptionButTrace },
{ 0x0200c802, SIZE_BYTE, SID_Read, IoMem_WriteWithoutInterceptionButTrace },
{ 0x0200c803, SIZE_BYTE, SID_Read, IoMem_WriteWithoutInterceptionButTrace },
/* System Control Register 2 */
{ 0x0200d000, SIZE_BYTE, SCR2_Read0, SCR2_Write0 },
{ 0x0200d001, SIZE_BYTE, SCR2_Read1, SCR2_Write1 },
{ 0x0200d002, SIZE_BYTE, SCR2_Read2, SCR2_Write2 },
{ 0x0200d003, SIZE_BYTE, SCR2_Read3, SCR2_Write3 },
/* Monitor/Soundbox (Keyboard, Mouse, Sound) */
{ 0x0200e000, SIZE_BYTE, KMS_Stat_Snd_Read, KMS_Ctrl_Snd_Write },
{ 0x0200e001, SIZE_BYTE, KMS_Stat_KM_Read, KMS_Ctrl_KM_Write },
{ 0x0200e002, SIZE_BYTE, KMS_Stat_TX_Read, KMS_Ctrl_TX_Write },
{ 0x0200e003, SIZE_BYTE, KMS_Stat_Cmd_Read, KMS_Ctrl_Cmd_Write },
{ 0x0200e004, SIZE_LONG, KMS_Data_Read, KMS_Data_Write },
{ 0x0200e008, SIZE_LONG, KMS_KM_Data_Read, IoMem_WriteWithoutInterceptionButTrace },
{ 0x0200e00c, SIZE_LONG, IoMem_ReadWithoutInterceptionButTrace, IoMem_WriteWithoutInterceptionButTrace },
/* Printer */
{ 0x0200f000, SIZE_BYTE, LP_CSR0_Read, LP_CSR0_Write },
{ 0x0200f001, SIZE_BYTE, LP_CSR1_Read, LP_CSR1_Write },
{ 0x0200f002, SIZE_BYTE, LP_CSR2_Read, LP_CSR2_Write },
{ 0x0200f003, SIZE_BYTE, LP_CSR3_Read, LP_CSR3_Write },
{ 0x0200f004, SIZE_LONG, LP_Data_Read, LP_Data_Write },
/* Brightness */
{ 0x02010000, SIZE_LONG, IoMem_ReadWithoutInterceptionButTrace, IoMem_WriteWithoutInterceptionButTrace },
/* Magneto-Optical Drive Controller (Fujitsu MB600310) */
{ 0x02012000, SIZE_BYTE, MO_TrackNumH_Read, MO_TrackNumH_Write },
{ 0x02012001, SIZE_BYTE, MO_TrackNumL_Read, MO_TrackNumL_Write },
{ 0x02012002, SIZE_BYTE, MO_SectorIncr_Read, MO_SectorIncr_Write },
{ 0x02012003, SIZE_BYTE, MO_SectorCnt_Read, MO_SectorCnt_Write },
{ 0x02012004, SIZE_BYTE, MO_IntStatus_Read, MO_IntStatus_Write },
{ 0x02012005, SIZE_BYTE, MO_IntMask_Read, MO_IntMask_Write },
{ 0x02012006, SIZE_BYTE, MOctrl_CSR2_Read, MOctrl_CSR2_Write },
{ 0x02012007, SIZE_BYTE, MOctrl_CSR1_Read, MOctrl_CSR1_Write },
{ 0x02012008, SIZE_BYTE, MO_CSR_H_Read, MO_CSR_H_Write },
{ 0x02012009, SIZE_BYTE, MO_CSR_L_Read, MO_CSR_L_Write },
{ 0x0201200a, SIZE_BYTE, MO_ErrStat_Read, IoMem_WriteWithoutInterceptionButTrace },
{ 0x0201200b, SIZE_BYTE, MO_EccCnt_Read, IoMem_WriteWithoutInterceptionButTrace },
{ 0x0201200c, SIZE_BYTE, IoMem_ReadWithoutInterceptionButTrace, MO_Init_Write },
{ 0x0201200d, SIZE_BYTE, IoMem_ReadWithoutInterceptionButTrace, MO_Format_Write },
{ 0x0201200e, SIZE_BYTE, IoMem_ReadWithoutInterceptionButTrace, MO_Mark_Write },
{ 0x0201200f, SIZE_BYTE, IoMem_ReadWithoutInterceptionButTrace, IoMem_WriteWithoutInterceptionButTrace },
{ 0x02012010, SIZE_BYTE, MO_Flag0_Read, MO_Flag0_Write },
{ 0x02012011, SIZE_BYTE, MO_Flag1_Read, MO_Flag1_Write },
{ 0x02012012, SIZE_BYTE, MO_Flag2_Read, MO_Flag2_Write },
{ 0x02012013, SIZE_BYTE, MO_Flag3_Read, MO_Flag3_Write },
{ 0x02012014, SIZE_BYTE, MO_Flag4_Read, MO_Flag4_Write },
{ 0x02012015, SIZE_BYTE, MO_Flag5_Read, MO_Flag5_Write },
{ 0x02012016, SIZE_BYTE, MO_Flag6_Read, MO_Flag6_Write },
/* SCSI Controller (NCR53C90) */
{ 0x02014000, SIZE_BYTE, ESP_TransCountL_Read, ESP_TransCountL_Write },
{ 0x02014001, SIZE_BYTE, ESP_TransCountH_Read, ESP_TransCountH_Write },
{ 0x02014002, SIZE_BYTE, ESP_FIFO_Read, ESP_FIFO_Write },
{ 0x02014003, SIZE_BYTE, ESP_Command_Read, ESP_Command_Write },
{ 0x02014004, SIZE_BYTE, ESP_Status_Read, ESP_SelectBusID_Write },
{ 0x02014005, SIZE_BYTE, ESP_IntStatus_Read, ESP_SelectTimeout_Write },
{ 0x02014006, SIZE_BYTE, ESP_SeqStep_Read, ESP_SyncPeriod_Write },
{ 0x02014007, SIZE_BYTE, ESP_FIFOflags_Read, ESP_SyncOffset_Write },
{ 0x02014008, SIZE_BYTE, ESP_Configuration_Read, ESP_Configuration_Write },
{ 0x02014009, SIZE_BYTE, IoMem_ReadWithoutInterceptionButTrace, ESP_ClockConv_Write },
{ 0x0201400a, SIZE_BYTE, IoMem_ReadWithoutInterceptionButTrace, ESP_Test_Write },
/* Additional Registers for NCR53C90A (68040) */
{ 0x0201400b, SIZE_BYTE, ESP_Conf2_Read, IoMem_WriteWithoutInterceptionButTrace },
{ 0x0201400c, SIZE_BYTE, IoMem_ReadWithoutInterceptionButTrace, IoMem_WriteWithoutInterceptionButTrace },
{ 0x0201400d, SIZE_BYTE, IoMem_ReadWithoutInterceptionButTrace, IoMem_WriteWithoutInterceptionButTrace },
{ 0x0201400e, SIZE_BYTE, IoMem_ReadWithoutInterceptionButTrace, IoMem_WriteWithoutInterceptionButTrace },
{ 0x0201400f, SIZE_BYTE, IoMem_ReadWithoutInterceptionButTrace, IoMem_WriteWithoutInterceptionButTrace },
/* SCSI DMA Control/Status */
{ 0x02014020, SIZE_BYTE, ESP_DMA_CTRL_Read, ESP_DMA_CTRL_Write },
{ 0x02014021, SIZE_BYTE, ESP_DMA_FIFO_STAT_Read, ESP_DMA_FIFO_STAT_Write },
/* Floppy Controller (Intel 82077AA) */
{ 0x02014100, SIZE_BYTE, FLP_StatA_Read, IoMem_WriteWithoutInterceptionButTrace },
{ 0x02014101, SIZE_BYTE, FLP_StatB_Read, IoMem_WriteWithoutInterceptionButTrace },
{ 0x02014102, SIZE_BYTE, FLP_DataOut_Read, FLP_DataOut_Write },
{ 0x02014103, SIZE_BYTE, IoMem_ReadWithoutInterceptionButTrace, IoMem_WriteWithoutInterceptionButTrace },
{ 0x02014104, SIZE_BYTE, FLP_Status_Read, FLP_DataRate_Write },
{ 0x02014105, SIZE_BYTE, FLP_FIFO_Read, FLP_FIFO_Write },
{ 0x02014106, SIZE_BYTE, IoMem_ReadWithoutInterceptionButTrace, IoMem_WriteWithoutInterceptionButTrace },
{ 0x02014107, SIZE_BYTE, FLP_DataIn_Read, FLP_Configuration_Write },
/* Floppy External Control */
{ 0x02014108, SIZE_BYTE, FLP_Control_Read, FLP_Select_Write },
/* Internal Hardclock */
{ 0x02016000, SIZE_BYTE, HardclockRead0, HardclockWrite0 },
{ 0x02016001, SIZE_BYTE, HardclockRead1, HardclockWrite1 },
{ 0x02016004, SIZE_BYTE, HardclockReadCSR, HardclockWriteCSR },
/* Serial Communication Controller (AMD Z8530H) */
{ 0x02018000, SIZE_BYTE, SCC_ControlB_Read, SCC_ControlB_Write },
{ 0x02018001, SIZE_BYTE, SCC_ControlA_Read, SCC_ControlA_Write },
{ 0x02018002, SIZE_BYTE, SCC_DataB_Read, SCC_DataB_Write },
{ 0x02018003, SIZE_BYTE, SCC_DataA_Read, SCC_DataA_Write },
/* Serial Interface Clock */
{ 0x02018004, SIZE_LONG, IoMem_ReadWithoutInterceptionButTrace, IoMem_WriteWithoutInterceptionButTrace },
/* RAMDAC (Brooktree Bt463) */
{ 0x02018100, SIZE_BYTE, IoMem_ReadWithoutInterceptionButTrace, IoMem_WriteWithoutInterceptionButTrace },
{ 0x02018101, SIZE_BYTE, IoMem_ReadWithoutInterceptionButTrace, IoMem_WriteWithoutInterceptionButTrace },
{ 0x02018102, SIZE_BYTE, IoMem_ReadWithoutInterceptionButTrace, IoMem_WriteWithoutInterceptionButTrace },
{ 0x02018103, SIZE_BYTE, IoMem_ReadWithoutInterceptionButTrace, IoMem_WriteWithoutInterceptionButTrace },
/* Color Video Control and Memory Timings */
{ 0x02018180, SIZE_BYTE, IoMem_ReadWithoutInterceptionButTrace, ColorVideo_CMD_Write },
{ 0x02018190, SIZE_BYTE, IoMem_ReadWithoutInterceptionButTrace, IoMem_WriteWithoutInterceptionButTrace },
{ 0x02018198, SIZE_BYTE, IoMem_ReadWithoutInterceptionButTrace, IoMem_WriteWithoutInterceptionButTrace },
/* Event Counter */
{ 0x0201a000, SIZE_BYTE, System_Timer_Read, IoMem_WriteWithoutInterceptionButTrace },
{ 0x0201a001, SIZE_BYTE, IoMem_ReadWithoutInterception, IoMem_WriteWithoutInterceptionButTrace },
{ 0x0201a002, SIZE_BYTE, IoMem_ReadWithoutInterception, IoMem_WriteWithoutInterceptionButTrace },
{ 0x0201a003, SIZE_BYTE, IoMem_ReadWithoutInterception, IoMem_WriteWithoutInterceptionButTrace },
{ 0, 0, NULL, NULL }
};